Skip to main content
Texas Instruments SN74LVC08AMPWREP — Interface & Transceivers

SN74LVC08AMPWREP AND Gate, 4-ch, 2-input, 14-TSSOP

MPNSN74LVC08AMPWREP
End of Life

Texas Instruments 74LVC series AND Gate, 4-channel, 2-input, 14-TSSOP package, 2V to 3.6V supply, -55°C to 125°C operating temperature, Tape & Reel.

$1.99Ref. price · indicative, final on quote
Packaging14-TSSOP (0.173", 4.40mm Width)
RoHSROHS3 Compliant
Series74LVC
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

SN74LVC08AMPWREP specifications
ParameterValue
Series74LVC
Logic typeAND Gate
MountingSurface Mount
Supply voltage2V ~ 3.6V
Current - quiescent10 µA
Current - output high, low24mA, 24mA
I/O channels2
Operating temperature-55°C ~ 125°C
PackageTape & Reel (TR); Cut Tape (CT)
Case14-TSSOP (0.173\", 4.40mm Width)
Number of circuits4
Input logic level - low0.8V
Input logic level - high2V
Max propagation delay @ v, max CL4.1ns @ 3.3V, 50pF

Product details

4-channel AND gate in 14-TSSOP for wide-temp industrial logic

The Texas Instruments SN74LVC08AMPWREP is a 4-channel, 2-input AND gate from the 74LVC family, in a 14-TSSOP surface-mount package. With a maximum quiescent current of 10 µA and symmetrical 24 mA output drive (source and sink), it suits low-power, high-drive logic interfaces in thermally demanding environments such as engine bay controllers, downhole instrumentation, or satellite telemetry boards.

Propagation delay and logic thresholds

Maximum propagation delay is 4.1 ns at 3.3V with a 50 pF load — this sets the data-rate ceiling for the AND function in a synchronous bus or clock-gating path; the actual toggle rate at the receiver is lower, factoring in input rise time and capacitive fan-out. Input logic thresholds are specified at 0.8V for low and 2V for high (with a 3.3V supply), providing 0.8V of noise margin on the low side and 1.3V on the high side — sufficient to reject ground-bounce transients in mixed-voltage backplanes.