Skip to main content
Texas Instruments SN74LV21APWR — Sensors & Transducers

SN74LV21APWR — Texas Instruments AND Gate, 14-TSSOP, 2V-5.5V

MPNSN74LV21APWR
End of Life

Texas Instruments 74LV series, AND Gate, dual 4-input, 14-TSSOP package, 2V to 5.5V supply, -40°C to 85°C, 7ns propagation delay at 5V, 50pF, 12mA output drive.

$0.91Ref. price · indicative, final on quote
Packaging14-TSSOP (0.173", 4.40mm Width)
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

SN74LV21APWR Technical Specifications
ParameterValue
Series74LV
Logic typeAND Gate
Mounting typeSurface Mount
Voltage2V ~ 5.5V
Current - quiescent20 µA
Current - output high, low12mA, 12mA
Number of inputs4
Operating temperature-40°C ~ 85°C
PackageTape & Reel (TR); Cut Tape (CT)
Case14-TSSOP (0.173\", 4.40mm Width)
Number of circuits2
Input logic level - low0.5V
Input logic level - high1.5V
Max propagation delay @ v, max CL7ns @ 5V, 50pF

Product details

Dual 4-input AND gate for mixed-voltage logic

The SN74LV21APWR is a dual 4-input AND gate from TI's 74LV low-voltage CMOS logic family. It combines two independent AND gates, each with four inputs, in a single 14-TSSOP package. The supply range of 2V to 5.5V lets it operate in 3.3V and 5V systems without a separate level translator — a common need when bridging a 3.3V MCU to a 5V peripheral.

Propagation delay and output drive — timing closure

With a maximum propagation delay of 7ns at 5V and 50pF load, this gate adds negligible latency in a 20 MHz clocked bus. The 12mA source and sink capability means it can drive a standard CMOS input or a small LED indicator without an external buffer — check the fan-out of the downstream load against the 12mA limit. The quiescent current maxes at 20 µA, so the gate draws virtually no static power in a battery-backed supervisory circuit — a coin cell can keep the gate alive for years in standby.

Active production — no obsolescence risk

The 74LV family is a mature, widely second-sourced logic series, so supply risk is low.

Frequently asked questions

What is the closest pin-compatible alternative to the SN74LV21APWR?

Within TI's 74LV family, the SN74LV21ADR is the same dual 4-input AND gate in a 14-SOIC package — not pin-compatible due to different body width and pin spacing. For a drop-in replacement in the 14-TSSOP footprint, look at the 74AHC21PW from Nexperia or the 74VHC21PW from onsemi; both share the same pinout and supply range. Confirm the propagation delay and drive current against your timing budget.