SN74HCS20DR

Texas Instruments · 74HCS Series

Texas Instruments 74HCS series NAND gate, SN74HCS20DR, dual 4-input, Schmitt trigger inputs, 2V to 6V supply, 14-SOIC surface mount, -40°C to 125°C.

Texas Instruments SN74HCS20DR
Download datasheet (PDF)
[IN STOCK] In Stock: 240 pcs
$0.15/ pc

Volume pricing

Buy Now

Subtotal:$0.75

MOQ 5 · Tape & Reel (TR); Cut Tape (CT) · RoHS · EIA-481 · DAP/DDP · T/T

Technical specifications

SN74HCS20DR specifications
Parameter / AttributeSpecification / Value
Series74HCS
Logic typeNAND Gate
MountingSurface Mount
Supply voltage2V ~ 6V
Current - quiescent2 µA
Current - output high, low-, 7.8mA
I/O channels4
Operating temperature-40°C ~ 125°C
PackageTape & Reel (TR); Cut Tape (CT)
FeaturesSchmitt Trigger Input
Case14-SOIC (0.154\", 3.90mm Width)
Number of circuits2
Input logic level - low1V ~ 3V
Input logic level - high1.5V ~ 4.2V
Max propagation delay @ v, max CL19ns @ 6V, 50pF

Technical details

Supply voltage and temperature grade for industrial environments

Rated for 2 V to 6 V supply, the SN74HCS20DR operates from a single 3.3 V or 5 V rail without a level translator. The -40°C to 125°C temperature range covers industrial and automotive under-hood ambient conditions — the 125°C ceiling matches AEC-Q100 Grade 1 thermal stress, though this part carries no formal AEC-Q certification in the record. Quiescent current is 2 µA maximum, which keeps the gate's own draw negligible in battery-powered or always-on subsystems. The output sinks 7.8 mA at low level; the high-level output current is not specified, so the pull-up drive is limited — the part is best used driving CMOS inputs rather than heavy loads.

Schmitt trigger input and propagation delay

The Schmitt trigger input hysteresis — low threshold 1 V to 3 V, high threshold 1.5 V to 4.2 V — rejects noise on slow-rising or noisy input signals. This makes the SN74HCS20DR suitable for debouncing switch inputs or conditioning signals from sensors with long rise times. Maximum propagation delay is 19 ns at 6 V with a 50 pF load. In a 3.3 V system the delay will be longer — the HC family's delay increases as supply voltage drops — so budget margin when the gate sits in a timing-critical path.

Package and mounting for PCB integration

Supplied in a 14-SOIC package (0.154" body width, 3.90 mm), the SN74HCS20DR uses the standard SOIC-14 footprint shared by many logic gates. The supplier device package is also 14-SOIC, so no footprint mismatch between the case and the recommended land pattern. Available in Tape & Reel or Cut Tape options, the part is compatible with automated pick-and-place assembly.

SN74HCS20DR
[ALLOC] verified
Quote