Skip to main content
Texas Instruments SN74HC240PWT — Logic ICs

SN74HC240PWT TI 74HC Buffer, Inverting, 3-State, 20-TSSOP

MPNSN74HC240PWT
End of Life

Texas Instruments 74HC series SN74HC240PWT, Buffer, Inverting, 3-State, 2V ~ 6V supply, 7.8mA output, -40°C ~ 85°C, 20-TSSOP surface mount.

$1.32Ref. price · indicative, final on quote
Packaging20-TSSOP (0.173", 4.40mm Width)
RoHSROHS3 Compliant
Series74HC
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

SN74HC240PWT specifications
ParameterValue
Series74HC
Logic typeBuffer, Inverting
Output type3-State
MountingSurface Mount
Supply voltage2V ~ 6V
Current - output high, low7.8mA, 7.8mA
Operating temperature-40°C ~ 85°C (TA)
PackageTape & Reel (TR); Cut Tape (CT)
Case20-TSSOP (0.173\", 4.40mm Width)
Number of elements2
Number of bits per element4

Product details

Octal inverting buffer with bus-hold outputs

Each of its two elements handles four bits, giving eight channels total for driving address/data buses or isolating logic sections. The 3-state output architecture lets you float the outputs when the output-enable is inactive, which is essential for shared-bus topologies where multiple drivers must not collide on the same trace. Supply range spans 2V to 6V, so this part works in both 3.3V and 5V systems without a separate level translator.

20-TSSOP — board area vs. rework trade-off

Housed in a 20-TSSOP package (4.40mm body width), this part saves about 30% board area versus a 20-SOIC. The 0.65mm pin pitch means standard fine-tip soldering iron work is possible, but hot-air rework is cleaner. The 7.8mA output drive (both high and low) is enough to drive a handful of CMOS inputs or a small LED indicator directly. For longer traces or higher fan-out, budget a buffer stage.

This is a standard catalog part with broad distribution support, so supply risk is low for production builds.

Frequently asked questions

Is SN74HC240PWT a buffer or inverter?

It is an inverting buffer — the output is the logical inverse of the input. With 3-state outputs, the bus can be floated when the device is disabled.