Skip to main content
Texas Instruments SN74AUP1T00DCKR — Signal Isolation

SN74AUP1T00DCKR - Texas Instruments

MPNSN74AUP1T00DCKR
End of Life

IC NAND GATE 1CH 2-INP SC70-5

$0.41Ref. price · indicative, final on quote
Packaging5-TSSOP, SC-70-5, SOT-353
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

SN74AUP1T00DCKR Technical Specifications
ParameterValue
Series74AUP
Logic typeNAND Gate
Mounting typeSurface Mount
Voltage2.3V ~ 3.6V
Current - quiescent500 nA
Current - output high, low4mA, 4mA
Number of inputs2
Operating temperature-40°C ~ 85°C
PackageTape & Reel (TR); Cut Tape (CT)
Case5-TSSOP, SC-70-5, SOT-353
Number of circuits1
Input logic level - low0.35V ~ 0.5V
Input logic level - high1.1V ~ 1.19V
Max propagation delay @ v, max CL4.4ns @ 3.3V, 30pF

Frequently asked questions

What is the SN74AUP1T00DCKR datasheet and pinout?

Design engineers need to verify fit and electrical characteristics before using the part in a circuit.

Where can I buy SN74AUP1T00DCKR and what is the price?

Sourcing buyers need to find authorized distributors and compare pricing for their BOM.

Is SN74AUP1T00DCKR in stock and what is the lead time?

Urgent procurement decisions depend on real-time inventory data and delivery schedules.

What is the equivalent or alternative to SN74AUP1T00DCKR?

Engineers and buyers search for drop-in replacements when the original is unavailable or for second sourcing.

What are the supply voltage and propagation delay of SN74AUP1T00DCKR?

These specs are critical for logic compatibility and timing analysis in system design.

Can SN74AUP1T00DCKR be used as a direct replacement for 74LVC1T00?

Engineers need to know if they can swap between logic families without redesign.