Skip to main content
OPA377AIDR

TI OPA377AIDR General Purpose Op-Amp, 5.5 MHz, 8-SOIC

MPNOPA377AIDR
End of Life

Texas Instruments OPA377AIDR, single general-purpose op-amp, 5.5 MHz gain bandwidth, 2 V/µs slew rate, rail-to-rail output, 8-SOIC package, -40°C to 125°C.

$1.35Ref. price · indicative, final on quote
Packaging8-SOIC (0.154", 3.90mm Width)
RoHSROHS3 Compliant
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

OPA377AIDR specifications
ParameterValue
Output typeRail-to-Rail
MountingSurface Mount
Amplifier typeGeneral Purpose
Voltage - input offset250 µV
Voltage - supply span5.5 V
Current - supply760µA
Current - input bias0.2 pA
Current - output (Channel)50 mA
Operating temperature-40°C ~ 125°C
Gain bandwidth product5.5 MHz
PackageTape & Reel (TR); Cut Tape (CT)
Slew rate2V/µs
Case8-SOIC (0.154\", 3.90mm Width)
Number of circuits1

Product details

It combines a 5.5 MHz gain-bandwidth product with a 2 V/µs slew rate and a rail-to-rail output stage, making it a fit for signal conditioning, sensor buffering, and control-loop filtering in industrial and automotive environments rated from -40°C to 125°C. The 760 µA quiescent supply current keeps the thermal budget modest on densely populated boards.

The 5.5 MHz GBW and 2 V/µs slew rate cover audio-band and low-MHz signal paths. The 0.2 pA input bias current suits high-impedance sources. Rail-to-rail output swing at 50 mA per channel drives modest loads directly.

Frequently asked questions

What is the OPA377AIDR replacement or equivalent?

No direct pin-compatible replacement is listed in the official records. For a functional alternative with higher GBW, consider the TLV9362IDDFR (10.6 MHz, 25 V/µs slew rate) or the TLV9351IDCKR (3.5 MHz, 20 V/µs); both are single general-purpose rail-to-rail op-amps in similar small packages, but verify pinout and supply range before swapping.

What is the OPA377AIDR pinout?

The OPA377AIDR is a single op-amp in an 8-pin SOIC. Standard pinout: offset null (pins 1 and 5), inverting input (pin 2), non-inverting input (pin 3), V- (pin 4), output (pin 6), V+ (pin 7), and NC (pin 8). Confirm with the datasheet before layout.