25 MHz core — what it means for the bus
The 25 MHz core handles a USB interrupt-driven stack plus a control loop without external DMA offload. The on-chip DMA controller handles memory-to-peripheral transfers.
USB connectivity and peripheral mix
The on-chip USB PHY supports device, host, and OTG modes. The dedicated PLL generates the clock from the internal oscillator.
