Skip to main content
Texas Instruments LM3S6C11-IQC80-A1T — Microcontrollers & Processors (MCU / MPU / DSP)

Texas Instruments LM3S6C11-IQC80-A1T ARM Cortex-M3 MCU

MPNLM3S6C11-IQC80-A1T
End of Life

Texas Instruments Stellaris ARM Cortex-M3S 6000 series LM3S6C11-IQC80-A1T, 32-bit single-core MCU at 80MHz, 512KB flash, 64KB SRAM, Ethernet MAC, I2C/SPI/SSI/UART, 46 I/O, 100-LQFP (14x14mm), -40 to 85°C, 3.3V supply, tape-and-reel.

Sourced new & surplus through independent channelsAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

LM3S6C11-IQC80-A1T specifications
ParameterValue
SeriesStellaris® ARM® Cortex®-M3S 6000
MountingSurface Mount
Oscillator typeInternal
Program memory typeFLASH
Voltage - supply (Vcc (Vdd))3V ~ 3.6V
Operating temperature-40°C~85°C(TA)
Speed80MHz
PackageTape & Reel (TR)
RAM size64K x 8
Core size32-Bit Single-Core
PeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDT
ConnectivityEthernet, I²C, IrDA, LINbus, Microwire, SPI, SSI, UART/USART
Number of i (O)46
Core processorARM® Cortex®-M3
Case100-LQFP
Program memory size512KB (512K x 8)

Product details

What the Stellaris LM3S6C11 brings to a control-plus-connectivity design

It integrates an Ethernet MAC controller alongside a full suite of serial interfaces — I2C, SPI, SSI, UART, IrDA, LIN, and Microwire — making it a single-chip node for industrial automation, building control, or IoT gateway designs that need a network stack without an external PHY-management processor.

The 80 MHz core is fast enough to run a lightweight TCP/IP stack (lwIP or similar) and handle Modbus TCP or EtherNet/IP polling without a separate network coprocessor. The on-chip Ethernet MAC eliminates the cost of an external controller IC and its associated glue logic — just add an external PHY chip and magnetics. The 512 KB flash leaves headroom for a bootloader, application firmware, and a small file system; the 64 KB SRAM is adequate for packet buffers and a modest RTOS heap. If your design needs more RAM for large data logs or a full web server, the LM3S6C11 sits at the lower end of the Stellaris Ethernet family — higher-density siblings double the SRAM.

Package and supply rails — layout notes

The LM3S6C11 comes in a 100-LQFP with a 14x14 mm body and 0.5 mm pitch — a hand-solderable fine-pitch QFP that routes easily on a two-layer board if you keep the trace lengths short. Supply voltage is 3.0 V to 3.6 V nominal, so a single 3.3 V rail powers the core and I/O. The internal oscillator can serve as the system clock, but for Ethernet operation an external 25 MHz crystal is typical to feed the MAC's PLL. The 46 I/O are 5 V tolerant on most pins, which simplifies level translation when interfacing to legacy 5 V peripherals.

Frequently asked questions

What is the difference between the LM3S6C11 and the LM3S6C10?

The LM3S6C11 and LM3S6C10 are pin-compatible siblings in the Stellaris 6000 family. The primary difference is flash memory size: the LM3S6C11 has 512 KB, while the LM3S6C10 has 256 KB. Both share the same 80 MHz Cortex-M3 core, 64 KB SRAM, Ethernet MAC, and peripheral set.

Can the LM3S6C11 be used with an external Ethernet PHY?

Yes. The LM3S6C11 integrates an Ethernet MAC that connects to an external PHY chip via a standard MII or RMII interface. The PHY selection determines the physical layer (10/100Base-T, fiber, etc.) and is not included on-chip.