Skip to main content
Log in
Texas Instruments LM3S6C11-IBZ80-A2 — Microcontrollers & Processors (MCU / MPU / DSP)

Texas Instruments LM3S6C11-IBZ80-A2 ARM Cortex-M3 MCU, 80MHz, 512KB Flash, 64KB

MPNLM3S6C11-IBZ80-A2
Obsolete

Texas Instruments Stellaris LM3S6C11-IBZ80-A2, ARM Cortex-M3 32-bit MCU, 80MHz, 512KB Flash, 64KB RAM, Ethernet + I²C/SPI/UART/LINbus, 108-LFBGA (10x10mm), -40°C to 85°C, 3.0V-3.6V.

Texas Instruments LM3S6C11-IBZ80-A2 datasheet (PDF)
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

LM3S6C11-IBZ80-A2 specifications
ParameterValue
SeriesStellaris® ARM® Cortex®-M3S 6000
MountingSurface Mount
Oscillator typeInternal
Program memory typeFLASH
Voltage - supply (Vcc (Vdd))3V ~ 3.6V
Operating temperature-40°C~85°C(TA)
Speed80MHz
PackageTray
RAM size64K x 8
Core size32-Bit Single-Core
PeripheralsBrown-out Detect/Reset, DMA, POR, PWM, WDT
ConnectivityEthernet, I²C, IrDA, LINbus, Microwire, SPI, SSI, UART/USART
Number of i (O)46
Core processorARM® Cortex®-M3
Case108-LFBGA
Program memory size512KB (512K x 8)

Product details

ARM Cortex-M3 MCU with Ethernet — 80 MHz, 512 KB Flash, 64 KB RAM

The Texas Instruments LM3S6C11-IBZ80-A2 is a Stellaris-series ARM Cortex-M3 single-core MCU clocked at 80 MHz, carrying 512 KB of Flash program memory and 64 KB of SRAM.

The 80 MHz Cortex-M3 core runs a lightweight TCP/IP stack while servicing peripheral interrupts from the Ethernet MAC, UARTs, and SPI buses. With 64 KB of SRAM, the buffer budget for Ethernet frames and application data is tight.

Peripherals and connectivity mix

The connectivity set covers Ethernet, two I²C, two SPI/SSI, two UART/USART with IrDA and LINbus support, plus Microwire compatibility.

Frequently asked questions

What is LM3S6C11-IBZ80-A2's listed speed?

The core speed is 80 MHz for the ARM Cortex-M3 processor.

What is the pinout of LM3S6C11-IBZ80-A2?

The pinout is defined in the manufacturer's datasheet for the 108-BGA (10x10 mm) package. The 46 GPIOs are mapped across the ball grid array; consult the official datasheet for the full ball-assignment table.