Skip to main content
Texas Instruments LM3S6965-IQC50-A2T — Microcontrollers & Processors (MCU / MPU / DSP)

Texas Instruments LM3S6965-IQC50-A2T Stellaris ARM

MPNLM3S6965-IQC50-A2T
End of Life

Texas Instruments Stellaris ARM Cortex-M3S 6000 series LM3S6965-IQC50-A2T, 32-bit single-core MCU, 50MHz, 256KB Flash, 64KB RAM, Ethernet MAC, 42 I/O, 2.25-2.75V supply, -40 to 85°C, 100-LQFP.

$28.9445Ref. price · indicative, final on quote
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

LM3S6965-IQC50-A2T specifications
ParameterValue
SeriesStellaris® ARM® Cortex®-M3S 6000
MountingSurface Mount
Oscillator typeInternal
Program memory typeFLASH
Voltage - supply (Vcc (Vdd))2.25V ~ 2.75V
Operating temperature-40°C ~ 85°C (TA)
Speed50MHz
PackageTape & Reel (TR)
RAM size64K x 8
Core size32-Bit Single-Core
PeripheralsBrown-out Detect/Reset, POR, PWM, WDT
ConnectivityEthernet, I2C, IrDA, Microwire, QEI, SPI, SSI, UART/USART
Number of i (O)42
Core processorARM® Cortex®-M3
Case100-LQFP
Data convertersA/D 4x10b
Program memory size256KB (256K x 8)

Product details

The Texas Instruments LM3S6965-IQC50-A2T is a Stellaris ARM Cortex-M3S 6000 series microcontroller built around a 32-bit ARM Cortex-M3 core running at 50 MHz.

Supply rail and voltage tolerance – plan the 2.5 V rail

That means a regulated 2.5 V rail is required – not a 3.3 V or 1.8 V system direct. If your board already carries a 3.3 V supply, you will need a small LDO to drop to 2.5 V. The narrow tolerance also rules out running from a lithium cell directly; a regulator is mandatory.

Ethernet MAC – no PHY, plan for an external transceiver

The on-chip Ethernet MAC handles the media-access layer, but you still need an external PHY chip (e.g., a DP83848 or similar) and a magnetics module to connect to an RJ45. The MAC interfaces via MII or RMII, so the PHY selection determines the pin count and PCB routing. The benefit is that the MAC integration saves a separate Ethernet controller IC and its firmware overhead.

Memory sizing – 256 KB Flash, 64 KB RAM

The RAM is enough for a small web server or Modbus TCP buffer, but if your application needs large data logging or a full GUI frame buffer, you will want to budget external SRAM or serial Flash via the SPI/SSI interfaces.

Package and footprint – 100-LQFP, 14x14 mm body

No hot-air station required for removal – a standard rework station works.

Frequently asked questions

What is the difference between LM3S6965-IQC50 and LM3S6965-IQC50-A2T?

The -A2T suffix typically indicates a specific revision or ordering code variant (e.g., tape-and-reel packaging). The core specifications – 50 MHz Cortex-M3, 256 KB Flash, 64 KB RAM, Ethernet MAC, 100-LQFP – are identical. The exact difference is in the ordering code; check the TI datasheet revision history for the delta.

Can LM3S6965 be used with external memory?

The LM3S6965 does not have an external memory bus interface. All program and data memory are on-chip (256 KB Flash, 64 KB RAM). For additional storage, you can connect serial Flash or SRAM via the SPI or SSI interfaces, but there is no parallel bus for external NOR/NAND Flash or SRAM.