Skip to main content
Texas Instruments CDCLVP111MVFREP — Clock & Timing ICs

CDCLVP111MVFREP Clock Buffer 2:10 3.5GHz 32-LQFP Texas

MPNCDCLVP111MVFREP
End of Life

Texas Instruments CDCLVP111MVFREP, Clock & Timing ICs, Fanout Buffer (Distribution), Multiplexer, 2:10 ratio, 3.5 GHz max, LVPECL output, 32-LQFP (7x7), -55°C to 125°C

$38.1Ref. price · indicative, final on quote
Packaging32-LQFP
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

CDCLVP111MVFREP Technical Specifications
ParameterValue
TypeFanout Buffer (Distribution), Multiplexer
Mounting typeSurface Mount
Voltage2.375V ~ 3.8V
Frequency3.5 GHz
Operating temperature-55°C ~ 125°C
InputCML, LVDS, LVPECL, SSTL
OutputLVPECL
PackageTape & Reel (TR); Cut Tape (CT)
Case32-LQFP
Number of circuits1
Ratio - Input:Output2:10
Differential - Input:OutputYes/Yes

Product details

3.5 GHz fanout buffer with 2:10 mux and military temp range

The CDCLVP111MVFREP is a 2:10 differential fanout buffer and multiplexer from Texas Instruments, accepting CML, LVDS, LVPECL, and SSTL inputs and delivering LVPECL outputs at up to 3.5 GHz. That 3.5 GHz ceiling means it can distribute a 10-Gigabit Ethernet reference clock or a high-speed ADC sampling clock without adding jitter from the distribution tree itself. The 2:10 ratio lets you select between two input sources and fan out to ten loads, which is useful for redundant clock architectures or splitting a master clock across multiple line cards. All ten outputs are differential LVPECL, so the signal integrity holds over short board traces to the receivers.

32-LQFP footprint and supply flexibility

Packaged in a 32-LQFP (7x7 mm) with 0.8 mm pitch — a common footprint that routes easily on a 4-layer board with a ground plane under the part.

Active production — no EOL concern

No end-of-life notification or successor has been issued, so production programs can commit to this part without a near-term obsolescence risk.

How it compares to the CDCLVP1204RGTR

If your system needs more than four clock loads or must operate beyond 2 GHz or below -40°C, the CDCLVP111MVFREP is the necessary upgrade.

Frequently asked questions

How do I interface CDCLVP111MVFREP with CML or LVDS inputs?

The inputs accept CML, LVDS, LVPECL, and SSTL levels directly — no external level-shifting network is needed. The input common-mode range is compatible with standard AC-coupled or DC-coupled interfaces for these logic families.