Skip to main content
Texas Instruments CD74HC4002M96 — Interface & Transceivers

CD74HC4002M96 Texas Instruments NOR Gate, 2V-6V, 14-SOIC

MPNCD74HC4002M96
End of Life

Texas Instruments 74HC series NOR Gate, CD74HC4002M96, dual 4-input, 2V to 6V supply, 14-SOIC package, Tape & Reel.

$0.6Ref. price · indicative, final on quote
Packaging14-SOIC (0.154", 3.90mm Width)
RoHSROHS3 Compliant
Series74HC
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

CD74HC4002M96 specifications
ParameterValue
Series74HC
Logic typeNOR Gate
MountingSurface Mount
Supply voltage2V ~ 6V
Current - quiescent2 µA
Current - output high, low5.2mA, 5.2mA
I/O channels4
Operating temperature-55°C ~ 125°C
PackageTape & Reel (TR); Cut Tape (CT)
Case14-SOIC (0.154\", 3.90mm Width)
Number of circuits2
Input logic level - low0.5V ~ 1.8V
Input logic level - high1.5V ~ 4.2V
Max propagation delay @ v, max CL17ns @ 6V, 50pF

Product details

Dual 4-input NOR gate in 14-SOIC

The CD74HC4002M96 is a Texas Instruments 74HC-series dual 4-input NOR gate in a 14-SOIC package.

Propagation delay and output drive

Maximum propagation delay is 17 ns at 6V with a 50 pF load — fast enough for most control and data-path gluing where the bus clock sits below 30 MHz. The symmetric 5.2 mA output drive (source and sink) handles standard CMOS fan-out to four or five downstream gates without buffering. Quiescent current maxes at 2 µA, so the gate adds negligible static draw to a battery-powered or always-on subsystem.

This suits the CD74HC4002M96 for outdoor telecom enclosures, engine-bay electronics, or any environment where the ambient swings beyond commercial limits. ROHS3 compliant, with an active lifecycle status from Texas Instruments.

Input logic thresholds

Low-level input threshold spans 0.5V to 1.8V; high-level spans 1.5V to 4.2V. The overlap between the low max and high min (1.5V–1.8V) is the indeterminate zone — stay clear of it in noisy environments. The wide threshold window gives noise margin against ground bounce on long PCB traces.