Skip to main content
Log in
Texas Instruments CD74AC20M96 — Logic ICs

CD74AC20M96 74AC Dual 4-Input NAND Gate, 12.2 ns @ 5V

MPNCD74AC20M96
End of Life

Texas Instruments 74AC series, NAND Gate, 2-Element, 4-Input, 24mA Output, 1.5V to 5.5V Supply, SOIC-14, –55°C to 125°C.

$0.76Ref. price · indicative, final on quote
Texas Instruments CD74AC20M96 datasheet (PDF)
Packaging14-SOIC (0.154", 3.90mm Width)
RoHSROHS3 Compliant
Series74AC
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

CD74AC20M96 specifications
ParameterValue
Series74AC
Logic typeNAND Gate
MountingSurface Mount
Supply voltage1.5V ~ 5.5V
Current - quiescent4 µA
Current - output high, low24mA, 24mA
I/O channels4
Operating temperature-55°C ~ 125°C
PackageTape & Reel (TR); Cut Tape (CT)
Case14-SOIC (0.154\", 3.90mm Width)
Number of circuits2
Input logic level - low0.3V ~ 1.65V
Input logic level - high1.2V ~ 3.85V
Max propagation delay @ v, max CL12.2ns @ 5V, 50pF

Product details

Dual 4-input NAND gate in 74AC — where it fits

It operates across a 1.5V to 5.5V supply range, making it suitable for mixed-voltage boards where a 3.3V core interfaces with 5V peripherals. The 24 mA symmetric output drive (both source and sink) handles typical fan-out to multiple CMOS or low-power TTL loads without external buffers. The 4 µA max quiescent current keeps the standing power negligible in battery-backed or always-on sections.

The max propagation delay is 12.2 ns at 5V with a 50 pF load.

Active, ROHS3, and the sourcing posture

Frequently asked questions

Can CD74AC20M96 replace 74HC20?

Both are dual 4-input NAND gates in the same pinout (SOIC-14), so a direct replacement is possible on the board. The 74AC variant offers wider supply range (1.5V–5.5V vs 2V–6V for 74HC) and faster propagation delay (12.2 ns vs typically 15–20 ns for 74HC at 5V). Verify the input threshold levels — 74AC uses CMOS thresholds (0.3V–1.65V low, 1.2V–3.85V high) versus the 74HC's 0.8V–2V range — which may affect noise margin in TTL-interfaced designs.