Skip to main content
Texas Instruments CD4001UBM96 — Discrete Semiconductors

CD4001UBM96 NOR Gate, 4000B, 4-Ch 2-In, 14-SOIC

MPNCD4001UBM96
End of Life

Texas Instruments CD4001UBM96, Series 4000B, quad 2-input NOR gate, 3V to 18V supply, 1 µA quiescent, -55°C to 125°C, 14-SOIC, Tape & Reel.

$0.66Ref. price · indicative, final on quote
Packaging14-SOIC (0.154", 3.90mm Width)
RoHSROHS3 Compliant
Series4000B
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

CD4001UBM96 specifications
ParameterValue
Series4000B
Logic typeNOR Gate
MountingSurface Mount
Supply voltage3V ~ 18V
Current - quiescent1 µA
Current - output high, low3.4mA, 3.4mA
I/O channels2
Operating temperature-55°C ~ 125°C
PackageTape & Reel (TR); Cut Tape (CT)
Case14-SOIC (0.154\", 3.90mm Width)
Number of circuits4
Input logic level - low1V ~ 2.5V
Input logic level - high4V ~ 12.5V
Max propagation delay @ v, max CL50ns @ 15V, 50pF

Product details

3V to 18V supply range defines the design envelope

The CD4001UBM96 is a quad 2-input NOR gate from the 4000B CMOS logic family, running on a 3V to 18V supply rail. This wide operating range lets it interface directly with battery chemistries from a single Li-ion cell up to a 12V industrial rail without a regulator. Four independent NOR gates per package, each with two inputs, give you four inverting-sum logic stages in one 14-SOIC footprint. The 1 µA maximum quiescent current means the chip draws almost nothing in static logic states — relevant for power-budgeted designs where the gate sits idle between transitions.

Military temperature range and propagation delay

Rated for -55°C to 125°C operating temperature, this gate handles the full military/industrial thermal envelope — avionics, outdoor telecom cabinets, or engine-bay control modules where the ambient swings beyond commercial limits. Maximum propagation delay is 50 ns at 15V supply with a 50 pF load. That sets the practical toggle rate ceiling: at 15V the gate switches in 50 ns, so the maximum usable clock frequency is around 10 MHz before the output fails to settle. At lower supply voltages the delay increases, so derate the speed accordingly. Input logic levels are supply-dependent: low threshold is 1V to 2.5V, high threshold is 4V to 12.5V across the 3V-18V range. This means the gate interprets a 3.3V logic signal as a solid high only when Vdd is below about 5V — at higher Vdd the threshold shifts up.

Active production, ROHS3, and sourcing posture

Supplied in Tape & Reel or Cut Tape options — the reel format suits automated pick-and-place assembly lines; Cut Tape works for prototyping or low-volume builds. The 14-SOIC package (0.154" width, 3.90mm body) is a standard footprint shared across many 4000B and 74HC logic devices, so the PCB land pattern is well-documented.