Skip to main content
Renesas Electronics R5F565N7BGFB#30 — Analog & Data Acquisition

R5F565N7BGFB#30 RX65N MCU, 120MHz, 768KB Flash, 144-LQFP

MPNR5F565N7BGFB#30
End of Life

Renesas RX65N series, R5F565N7BGFB#30, 32-bit RXv2 MCU, 120MHz, 768KB Flash, 256K x 8 RAM, 111 I/O, Ethernet/CAN/USB, 144-LQFP, -40°C to 105°C.

$8.17Ref. price · indicative, final on quote
Packaging144-LQFP
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

R5F565N7BGFB#30 Technical Specifications
ParameterValue
SeriesRX65N
Mounting typeSurface Mount
Oscillator typeExternal
Program memory typeFLASH
Voltage - supply (Vcc (Vdd))2.7V ~ 3.6V
Operating temperature-40°C ~ 105°C (TA)
Speed120MHz
PackageTray
RAM size256K x 8
Core size32-Bit
PeripheralsDMA, LVD, POR, PWM, WDT
ConnectivityCANbus, EBI/EMI, Ethernet, I²C, LINbus, MMC/SD, QSPI, SCI, SPI, UART/USART, USB
Number of i (O)111
Core processorRXv2
Case144-LQFP
Data convertersA/D 29x12b; D/A 2x12b
Program memory size768KB (768K x 8)

Product details

RX65N at 120 MHz — what the core speed buys you

The Renesas R5F565N7BGFB#30 is a 32-bit RX65N series microcontroller built around the RXv2 CPU core running at 120 MHz. That clock rate, combined with a single-cycle multiply and hardware divide, gives it the throughput for real-time control loops in motor drives, PLCs, and industrial gateways. The 768 KB of program Flash and 256 KB of SRAM leave headroom for a full TCP/IP stack plus a RTOS scheduler without squeezing the firmware into overlays.

Peripheral set for a single-chip gateway

This part carries Ethernet MAC, dual CAN 2.0B channels, USB 2.0 full-speed, and a Quad-SPI interface for external Flash or PSRAM expansion. The 111 GPIOs in the 144-LQFP package give enough pins to drive a local display, keypad, and sensor inputs alongside the network interfaces.

Package and board integration

The 144-LQFP (20x20 mm body, 0.5 mm pitch) is a standard QFP footprint that routes easily on a four-layer board. No exposed pad means the thermal path is through the leads — keep the copper pour under the package and stitch vias to the ground plane for junction temperature management above 85°C ambient. MSL 3 handling applies; bake before reflow if the moisture-barrier bag has been open past the floor-life window.

Frequently asked questions

Will R5F565N7BGFB#30 drop into a board designed for R5F565N9BGFB#30?

The R5F565N7BGFB#30 and R5F565N9BGFB#30 share the same RX65N series, RXv2 core, 120 MHz speed, 144-LQFP package, and identical peripheral set including Ethernet, CAN, and USB. The difference is Flash density: 768 KB here versus the 2 MB on the 'N9 variant. If your firmware fits in 768 KB, the pinout and footprint are the same — no board respin needed.

What compliance documentation does Renesas provide for R5F565N7BGFB#30?

Renesas certifies this part as ROHS3 Compliant. Standard documentation includes the datasheet, application notes, and a PCN notification service.