Skip to main content
Renesas Electronics 9LPRS525AGILF — Clock & Timing ICs

9LPRS525AGILF CK505 PLL Clock Generator, 400 MHz, 19 Outputs

MPN9LPRS525AGILF
End of Life

Renesas 9LPRS525AGILF, CK505 clock generator IC, PLL Yes, Input Crystal, Output Clock, 400 MHz max, 1:19 ratio, 3.135V–3.465V supply, -40 to 85°C, 56-TSSOP, Surface Mount, Tube.

$15.23Ref. price · indicative, final on quote
Packaging56-TFSOP (0.240", 6.10mm Width)
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

9LPRS525AGILF Technical Specifications
ParameterValue
Mounting typeSurface Mount
Voltage3.135V ~ 3.465V
Frequency400MHz
Operating temperature-40°C ~ 85°C
PLLYes
InputCrystal
OutputClock
PackageTube
Main purposeIntel CPU, PCI Express (PCIe)
Case56-TFSOP (0.240\", 6.10mm Width)
Number of circuits1
Ratio - Input:Output1:19
Differential - Input:OutputNo/Yes

Product details

CK505 PLL clock generator for Intel CPU / PCIe platforms

The 9LPRS525AGILF is a CK505-compatible PLL clock generator IC from Renesas, designed to provide the reference clocks for Intel CPU and PCI Express (PCIe) buses. It accepts a crystal input and delivers up to 19 differential clock outputs at frequencies up to 400 MHz, covering the reference-clock needs of PCIe Gen1/2/3 and Intel CPU host-bus interfaces. The single 3.135 V to 3.465 V supply and industrial temperature range (-40°C to 85°C) suit it for embedded motherboards, industrial PCs, and telecom line cards that need a clean, low-jitter clock tree from one fanout device. The 56-TSSOP package is a standard footprint for CK505-family parts.

19 clock outputs from one crystal — fanout planning

A 1:19 input-to-output ratio means a single 25 MHz or 27 MHz crystal can feed nineteen clock loads — CPU, PCH, PCIe slots, SATA, USB 3.x, LAN controllers — without external fanout buffers. The differential outputs (No/Yes) are HCSL-compatible for PCIe reference clocks; the single-ended outputs serve legacy peripherals. When laying out the board, note that all nineteen outputs share the same PLL core, so any output frequency change requires reprogramming the entire device — not per-output independent synthesis.

400 MHz ceiling — PCIe generation support

The 400 MHz maximum frequency covers the 100 MHz base reference for PCIe Gen1/2/3, plus the 133 MHz and 200 MHz clocks used by Intel CPU host interfaces and memory controller hubs. It does not natively generate the 25 MHz or 48 MHz USB/SATA reference — those are derived from the crystal input and internal dividers. For PCIe Gen4 (16 GT/s) the reference clock spec tightens jitter requirements; the 9LPRS525AGILF datasheet should be checked against the Gen4 clocking spec before committing a new design.

Active, ROHS3, industrial temp — no obsolescence risk

Renesas lists the 9LPRS525AGILF as Active with ROHS3 compliance. The -40°C to 85°C operating range is wider than the commercial 0°C to 70°C grade found on many CK505 parts, making this variant suitable for outdoor telecom, industrial motor drives, and automotive infotainment head units that see temperature cycling. The 56-TSSOP package is a standard surface-mount footprint; no special handling beyond MSL 3 bake-out is expected.

Frequently asked questions

What is the substitute or replacement for 9LPRS525AGILF?

No direct pin-compatible replacement is listed in the official records. The 9ZXL0851EKKLF and 9ZXL1231EKILF are also CK505-family PLLs from Renesas with differential HCSL outputs and 400 MHz maximum frequency, but they have 1:8 and 1:12 input-to-output ratios respectively — fewer fanout outputs than the 1:19 of the 9LPRS525AGILF. The 9DB803DFLFT is a PCIe-only clock generator with 1:8 ratio and commercial temperature range (0°C to 70°C). Any substitution requires verifying the output count, supply voltage, and temperature grade against the BOM.

How many clock outputs does 9LPRS525AGILF provide?

The 9LPRS525AGILF has a 1:19 input-to-output ratio, meaning it can distribute up to 19 clock outputs from a single crystal input. The differential outputs are HCSL-compatible for PCIe; single-ended outputs serve other peripherals.

Is 9LPRS525AGILF compatible with Intel Coffee Lake or newer platforms?

The part is a CK505 clock generator designed for Intel CPU and PCIe buses. Compatibility with Coffee Lake or newer platforms depends on the specific clocking requirements (frequency plan, output count, jitter specs) of that platform. The 400 MHz maximum frequency covers the 100 MHz PCIe reference and CPU host clocks used through Skylake and Kaby Lake generations. For Coffee Lake and later, verify the platform's CK505 compatibility and jitter budget against the datasheet before design-in.