Skip to main content
Log in
Renesas Electronics 9DBL0951BKILF — Discrete Semiconductors

Renesas 9DBL0951BKILF PCIe Clock Buffer, PLL, 200 MHz

MPN9DBL0951BKILF
End of Life

Renesas 9DBL0951BKILF, PCI Express (PCIe) clock buffer with integrated PLL, 1:9 HCSL fanout, 200 MHz max, 3.135V–3.465V supply, -40°C to 85°C, 48-VFQFPN (6x6).

$4.34Ref. price · indicative, final on quote
Renesas Electronics 9DBL0951BKILF datasheet (PDF)
Packaging48-VFQFN Exposed Pad
RoHSROHS3 Compliant
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

9DBL0951BKILF specifications
ParameterValue
MountingSurface Mount
Supply voltage3.135V ~ 3.465V
Frequency - max200MHz
Operating temperature-40°C ~ 85°C (TA)
PLLYes
InputHCSL
OutputHCSL
PackageTray
Main purposePCI Express (PCIe)
Case48-VFQFN Exposed Pad
Number of circuits1
Ratio - Input:Output1:9
Differential - Input:OutputYes/Yes

Product details

PCIe clock distribution with integrated PLL

No NRND or EOL notices are on record, so the part is safe to specify for new production builds and ongoing BOMs.

What the 1:9 fanout means for your BOM

Nine HCSL outputs from one input is the headline number for a system architect. If your design needs to clock eight PCIe slots plus one spare for a mezzanine connector, this part does it with a single device. The 9ZXL0851EKKLF sibling offers 1:8 fanout and adds Intel QPI support at 400 MHz, but for a pure PCIe clock tree the 9DBL0951BKILF's 1:9 ratio gives you one extra output without stepping to a larger package.

Frequently asked questions

Is 9DBL0951BKILF compatible with PCIe Gen3?

Yes. The 200 MHz maximum output frequency covers the 100 MHz reference clock used by PCIe Gen1 through Gen3. The integrated PLL provides the jitter cleaning needed to meet Gen3 phase-noise requirements.