PCIe Gen1/Gen2 reference-clock fanout in 20-TSSOP
The Renesas 9DB102BGLF is a 1:2 PLL fanout buffer designed to generate and distribute differential HCSL reference clocks for PCI Express (PCIe) applications. It accepts a single differential clock input and delivers two clean, low-jitter HCSL outputs with a maximum output frequency of 101 MHz, covering PCIe Gen1 and Gen2 base clock rates. The device operates from a 3.135 V to 3.465 V supply and is specified over the commercial temperature range of 0°C to 70°C, making it a fit for desktop, server, and workstation motherboards where the PCIe clock tree needs a deterministic, low-skew fanout from one reference source.
Lifecycle and compliance
ROHS3 compliant per, so it meets the current EU and China RoHS exemption limits without restriction. No known PCN or obsolescence risk at this time — the part remains a standard catalog item for new designs.
