Skip to main content
Renesas Electronics 557GI-03LFT — Clock & Timing ICs
Renesas Electronics

557GI-03LFT PCIe Clock Source, 200 MHz, 16-TSSOP

MPN557GI-03LFT
End of Life

Renesas 557GI-03LFT clock source IC, PLL Yes, Input Clock/Crystal, Output HCSL/LVDS, 1 circuit, 1:2 ratio, 200 MHz max, 2.97V-3.63V, -40°C to 85°C, 16-TSSOP.

$1.81346Ref. price · indicative, final on quote
557GI-03LFT datasheet
Packaging16-TSSOP (0.173", 4.40mm Width)
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

557GI-03LFT Technical Specifications
ParameterValue
Mounting typeSurface Mount
Voltage2.97V ~ 3.63V
Frequency200MHz
Operating temperature-40°C ~ 85°C
PLLYes
InputClock, Crystal
OutputHCSL, LVDS
PackageTape & Reel (TR); Cut Tape (CT)
Main purposeEthernet, PCI Express (PCIe)
Case16-TSSOP (0.173\", 4.40mm Width)
Number of circuits1
Ratio - Input:Output1:2
Differential - Input:OutputNo/Yes

Product details

What this clock source does on a PCIe line card

The Renesas 557GI-03LFT is a PLL-based clock source IC for Ethernet and PCI Express (PCIe) interfaces. It accepts a clock or crystal input and outputs two differential HCSL or LVDS signals at up to 200 MHz.

Package and footprint

Housed in a 16-TSSOP (4.40 mm width), the part is a surface-mount device that fits the same footprint as other 16-pin TSSOP clock buffers.

Lifecycle and sourcing posture

The 557GI-03LFT carries an Active product status and ROHS3 compliance. For current pricing and availability, submit an RFQ — the quote will reflect real-time multi-source stock and market pricing.

Frequently asked questions

What is the maximum frequency of 557GI-03LFT?

The maximum output frequency is 200 MHz, which covers PCIe Gen 1 (100 MHz), Gen 2 (100 MHz), and Gen 3 (100 MHz) reference clock requirements, plus Ethernet clock rates up to 200 MHz.

What output types does 557GI-03LFT support?

The outputs are selectable between HCSL and LVDS differential pairs. This lets the same part drive either a standard PCIe HCSL-terminated load or an LVDS clock input on an FPGA or SerDes device.

What is the equivalent or replacement for 557GI-03LFT?

The 9ZXL0851EKKLF is a functional peer — also a PLL-based PCIe clock source with HCSL outputs, but it offers a 1:8 fan-out and requires a differential input (Yes/Yes). The 557GI-03LFT takes a single-ended input (No/Yes) and fans out 1:2, so the two are not pin-compatible; the choice depends on fan-out count and input signal type needed.