125 MHz LVDS clock source with MEMS reliability
LVDS output gives clean differential signaling for high-speed clocks in FPGAs, SerDes, or Ethernet PHYs, with the MEMS structure adding shock and vibration tolerance over a quartz equivalent. The wide range also covers the tolerance of a loosely regulated supply in an industrial backplane.
