Skip to main content
Microchip Technology DSC1001DL2-100.0000T — Crystals & Oscillators

DSC1001DL2-100.0000T MEMS Oscillator, 100 MHz, AEC-Q100

MPNDSC1001DL2-100.0000T
Active

Microchip DSC1001 series, XO (Standard) MEMS oscillator, 100 MHz CMOS output, AEC-Q100 qualified, -40°C to 105°C, 1.8V-3.3V supply, 4-SMD no-lead package.

Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

DSC1001DL2-100.0000T specifications
ParameterValue
TypeXO (Standard)
SeriesDSC1001
MountingSurface Mount
Supply voltage1.8V ~ 3.3V
Current - supply8.7mA
Current - supply (Disable)15µA
Frequency100 MHz
Frequency stability±25ppm
Operating temperature-40°C~105°C
Size (Dimension)0.098\" L x 0.079\" W (2.50mm x 2.00mm)
Height - seated0.035\" (0.90mm)
OutputCMOS
PackageTape & Reel (TR)
RatingsAEC-Q100
FunctionStandby (Power Down)
Base resonatorMEMS
Case4-SMD, No Lead

Product details

This eliminates the need for a separate voltage regulator or level translator when the oscillator is fed from a 1.8V, 2.5V, or 3.3V rail — one BOM line covers multiple power domains.

Package footprint and board layout fit

Housed in a 4-SMD, no-lead package measuring 2.50 mm x 2.00 mm with a seated height of 0.90 mm. The small footprint saves board space in dense layouts — typical for automotive camera modules, ADAS controllers, or infotainment head units where every square millimeter counts. Store the reels in a dry environment — the package is not moisture-sensitive per JEDEC level 1, but the MEMS die inside benefits from avoiding humidity extremes during storage.

Frequently asked questions

Is the DSC1001DL2-100.0000T AEC-Q100 qualified?

Yes, the DSC1001DL2-100.0000T is AEC-Q100 qualified.

What is the output type of the DSC1001DL2-100.0000T?

The output is CMOS, which is a single-ended logic level compatible with most digital inputs. The 100 MHz frequency with CMOS output is a common combination for clocking microcontrollers, FPGAs, and Ethernet PHYs in automotive and industrial systems.