Skip to main content
Lattice Semiconductor Corporation ICE40HX4K-TQ144 — FPGA / CPLD & Programmable Logic

ICE40HX4K-TQ144 Lattice iCE40 HX FPGA, 3520 LEs, 107 I/O

MPNICE40HX4K-TQ144
Active

Lattice Semiconductor Corporation iCE40™ HX FPGA, ICE40HX4K-TQ144, 3520 logic elements, 107 I/O, 81920 total RAM bits, 144-LQFP, tray.

$10.2000Ref. price · indicative, final on quote
Packaging144-LQFP
RoHSROHS3 Compliant
SeriesiCE40™ HX
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

ICE40HX4K-TQ144 specifications
ParameterValue
SeriesiCE40™ HX
MountingSurface Mount
Voltage1.14V ~ 1.26V
Operating temperature-40°C ~ 100°C (TJ)
PackageTray
Number of i (O)107
Case144-LQFP
Total RAM bits81920
Number of LABs (CLBs)440
Number of logic elements (Cells)3520

Product details

Logic fabric and I/O budget for the design

The ICE40HX4K-TQ144: On-chip block RAM totals 81920 bits, enough for small frame buffers or coefficient tables without an external SRAM. The core runs from a single 1.14V to 1.26V supply, which simplifies the power-tree compared to multi-rail FPGAs.

Temperature grade and environment

The 144-TQFP (20x20 mm body) is a standard fine-pitch surface-mount package; the 0.5 mm lead pitch requires a controlled solder-paste stencil and reflow profile, but the exposed pad is not present, so thermal management relies on the board copper and airflow.

Frequently asked questions

How can I order ICE40HX4K-TQ144 or check current pricing?

Submit a request with your target quantity and delivery window.

Will ICE40HX4K-TQ144 drop into a board laid out for ICE40HX4K-CB132?

No — the CB132 variant uses a 132-ball caBGA package with 95 I/O, while this TQ144 uses a 144-lead LQFP with 107 I/O. The footprint, pinout, and mechanical outline are different; a board spin is required.

What is the closest higher-density sibling in the iCE40 HX family?

Within the same logic fabric, the ICE40HX4K-TQ144 is the 4K-LUT member. The ICE40HX1K-TQ144 shares the same 144-TQFP package but halves the logic to 1280 cells and cuts I/O to 96 — a direct drop-in only if the pinout matches your layout.