Skip to main content
Infineon Technologies S25FL256LDPMFI001 — Memory (DRAM / SRAM / Flash / EEPROM)

S25FL256LDPMFI001 256Mbit SPI NOR Flash, 66MHz Quad I/O

MPNS25FL256LDPMFI001
End of Life

Cypress FL-L series 256Mbit SPI NOR flash, 66MHz Quad I/O, 2.7V–3.6V supply, -40°C to 85°C operating temperature, 16-SOIC (7.50mm) tube packaging.

$4.3428Ref. price · indicative, final on quote
Sourced new & surplus through independent channelsAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

S25FL256LDPMFI001 specifications
ParameterValue
SeriesFL-L
Memory typeNon-Volatile
MountingSurface Mount
Voltage2.7V ~ 3.6V
Frequency66 MHz
Memory interfaceSPI - Quad I/O, QPI
Operating temperature-40°C ~ 85°C (TA)
PackageTube
TechnologyFLASH - NOR
Memory size256Mbit
Memory formatFLASH
Case16-SOIC (0.295\", 7.50mm Width)
Memory organization32M x 8

Product details

256 Mbit SPI NOR flash for code shadowing and data logging

The Cypress S25FL256LDPMFI001 is a 256 Mbit SPI NOR flash memory from the FL-L series, organized as 32M x 8 bits.

66 MHz Quad I/O — what it means for boot time and throughput

At 66 MHz with Quad I/O, the S25FL256LDPMFI001 can sustain a read throughput of roughly 264 Mbps (66 MHz × 4 data lines). That is enough to feed a 32-bit MCU booting from flash without stalling on the memory interface. For a typical 1 MB firmware image, the transfer completes in about 30 ms. The QPI mode reduces the command overhead by using the same four lines for address and data, which helps when the bus is shared with other SPI slaves.

The 16-SOIC package (7.50 mm body width, 0.295 inch) is a wide-body SOIC, not the narrower 3.90 mm version. The part is surface-mount only.

Frequently asked questions

What is the difference between S25FL256LDPMFI001 and S25FL256SDPMFI001?

The S25FL256LDPMFI001 and S25FL256SDPMFI001 are both 256 Mbit SPI NOR flash from the same Cypress FL-L family. The key difference is the clock frequency: the 'L' variant (this part) runs at 66 MHz, while the 'S' variant is typically rated for a higher speed (often 104 MHz or 133 MHz, depending on the specific suffix). The package, pinout, and command set are otherwise identical, so the 'S' variant is a drop-in upgrade for designs that need faster read throughput. The 'L' variant is the cost-optimized choice for 66 MHz bus designs.

Is S25FL256LDPMFI001 compatible with 3.3V systems?

It is fully compatible with 3.3 V MCUs, SoCs, and FPGAs that have SPI or Quad SPI interfaces.