The 550 ns access time is the time from address match to first data bit available on SDA. At 1 MHz I²C, each bit takes 1 µs, so the access is inside one clock cycle — no wait-state insertion needed on the master side. The limiting factor for throughput is the bus speed, not the memory array.
Active product status, ROHS3 compliant.
