CY8C4245AZI-483

Infineon Technologies · PSOC® 4 CY8C42xx Series

Infineon PSoC® 4 CY8C42xx series CY8C4245AZI-483, ARM® Cortex®-M0 32-Bit MCU, 48 MHz, 32 KB Flash, 4K x 8 SRAM, 36 I/O, 48-LQFP, -40°C to 85°C, 1.71 V to 5.5 V.

Infineon Technologies CY8C4245AZI-483
Download datasheet (PDF)
[IN STOCK] In Stock: 3 pcs
$5.39/ pc

Volume pricing

Buy Now

MOQ 1 · Tray · RoHS · EIA-481 · DAP/DDP · T/T

Technical specifications

CY8C4245AZI-483 specifications
Parameter / AttributeSpecification / Value
SeriesPSOC® 4 CY8C42xx
MountingSurface Mount
Oscillator typeInternal
Program memory typeFLASH
Voltage - supply (Vcc (Vdd))1.71V ~ 5.5V
Operating temperature-40°C ~ 85°C (TA)
Speed48MHz
PackageTray
RAM size4K x 8
Core size32-Bit Single-Core
PeripheralsBrown-out Detect/Reset, CapSense, LCD, LVD, POR, PWM, WDT
ConnectivityI²C, IrDA, LINbus, Microwire, SmartCard, SPI, SSP, UART/USART
Number of i (O)36
Core processorARM® Cortex®-M0
Case48-LQFP
Data convertersA/D 8x12b SAR; D/A 2xIDAC
Program memory size32KB (32K x 8)

Technical details

PSoC 4 with CapSense and LCD drive — what the 48 MHz Cortex-M0 core buys you

The Infineon CY8C4245AZI-483 is a PSoC 4 MCU built around an ARM Cortex-M0 core clocked at 48 MHz, with 32 KB of Flash program memory and 4 KB of SRAM. It integrates CapSense capacitive touch sensing, LCD segment drive, and a full set of programmable analog and digital blocks — the hallmark of the PSoC architecture. The part is aimed at human-machine interface (HMI) applications such as touch-button panels, capacitive sliders, and simple graphic displays in industrial control panels, white goods, and building automation. The 48 MHz clock is fast enough to handle real-time capacitive scanning, LCD refresh, and communication protocol stacks without a separate co-processor. The 32 KB Flash and 4 KB SRAM are sized for moderate firmware loads — think a touch-sensor firmware with a few hundred lines of state-machine logic, not a full RTOS with a TCP/IP stack.

The internal oscillator and brown-out detect circuitry keep the core stable across the full range.

For BOM planning, this removes the single-source risk that comes with NRND or EOL parts.

CY8C4245AZI-483
[ALLOC] verified
Quote