Skip to main content
Infineon Technologies CY8C3665LTI-044 — Logic ICs

Cypress CY8C3665LTI-044 PSoC 3 MCU, 8-bit 8051, 67 MHz

MPNCY8C3665LTI-044
End of Life

Cypress PSOC® 3 CY8C36xx series CY8C3665LTI-044, 8-bit 8051 MCU, 67 MHz, 32 KB Flash, 4K x 8 RAM, 1K x 8 EEPROM, 38 I/O, CapSense, USB, 12-bit ADC, -40°C to 85°C, 68-VFQFN Exposed Pad, Tray.

$14.19Ref. price · indicative, final on quote
Packaging68-VFQFN Exposed Pad
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

CY8C3665LTI-044 Technical Specifications
ParameterValue
SeriesPSOC® 3 CY8C36xx
Mounting typeSurface Mount
Oscillator typeInternal
Program memory typeFLASH
Voltage - supply (Vcc (Vdd))1.71V ~ 5.5V
Operating temperature-40°C ~ 85°C (TA)
Speed67MHz
PackageTray
RAM size4K x 8
Core size8-Bit
EEPROM size1K x 8
PeripheralsCapSense, DMA, POR, PWM, WDT
ConnectivityEBI/EMI, I²C, LINbus, SPI, UART/USART, USB
Number of i (O)38
Core processor8051
Case68-VFQFN Exposed Pad
Data convertersA/D 16x12b; D/A 4x8b
Program memory size32KB (32K x 8)

Product details

What this PSoC 3 brings to the board

It is a mixed-signal controller — the headline feature is the integrated CapSense block for touch-sensing, plus a 12-bit ADC array (16 channels) and four 8-bit DACs, all on a single die. The 1.71V to 5.5V supply range means you can power it straight from a Li-ion cell or a 5V industrial rail without an extra regulator, which simplifies the power tree on a space-constrained board.

67 MHz 8051 — what that means for throughput

At 67 MHz, this 8051 core is roughly on par with a mid-range ARM Cortex-M0 in integer math, but the real advantage is the programmable analog and digital blocks. The 12-bit ADC can sample at rates suitable for audio or sensor acquisition while the CPU handles USB traffic and CapSense scanning. If you are coming from a slower 8-bit part, budget for the flash wait state — the PSoC 3's flash accelerator needs a single wait state above about 24 MHz, so the 67 MHz figure is achievable with the right clock configuration.

CapSense, USB, and the peripheral set

This part is built for human-interface and control applications. The CapSense block handles capacitive touch buttons, sliders, and proximity sensing without an external controller — a common choice for appliance front panels, medical keypads, and industrial HMIs. USB connectivity (full-speed, likely) lets it talk directly to a host for configuration or data logging. The DMA engine offloads data movement between the ADC, USB, and memory, which keeps the CPU free for higher-level tasks.

Package and thermal reality

The 68-VFQFN with exposed pad (8x8 mm) is a compact, low-inductance package, but it is not a field-swap-friendly part — you will need a hot-air station or a reflow oven to replace it. Without that, the junction temperature climbs quickly above 400 mA continuous I/O load. MSL 3 out of the bag: bake before reflow if the moisture-barrier bag has been open longer than the floor-life window.

It is at home in factory automation panels, outdoor telecom cabinets, automotive cabin modules (non-safety), and any environment where the board sees seasonal temperature swings but not engine-bay extremes. The internal oscillator (no external crystal needed for basic operation) saves a component, though for accurate USB timing you will still want an external resonator or crystal.

Lifecycle and sourcing posture

Cypress (now part of Infineon) lists the CY8C3665LTI-044 as Active in the product lifecycle.

Frequently asked questions

What programmer or debugger supports CY8C3665LTI-044?

The PSoC 3 family uses Cypress's MiniProg3 or MiniProg4 programmer/debugger via the SWD interface. The PSoC Creator IDE handles the toolchain. No special adapter is needed — the 68-QFN package exposes the SWD pins on the outer row.