6.5 ns access time — what it means for the bus
The CY7C1481BV33-133BZXC has a 6.5 ns access time and a 133 MHz clock. The access time is the delay from address assertion to valid data output on the parallel bus.

Cypress CY7C1481BV33-133BZXC, 72Mbit Synchronous SRAM, 133 MHz clock, 6.5 ns access time, 2M x 36 organization, 3.135V–3.6V supply, 0°C to 70°C, 165-FBGA (15x17 mm), Tray.
| Parameter | Value |
|---|---|
| Memory type | Volatile |
| Mounting type | Surface Mount |
| Voltage | 3.135V ~ 3.6V |
| Frequency | 133 MHz |
| Memory interface | Parallel |
| Operating temperature | 0°C ~ 70°C (TA) |
| Package | Tray |
| Technology | SRAM - Synchronous, SDR |
| Access time | 6.5 ns |
| Memory size | 72Mbit |
| Memory format | SRAM |
| Case | 165-LBGA |
| Memory organization | 2M x 36 |
The CY7C1481BV33-133BZXC has a 6.5 ns access time and a 133 MHz clock. The access time is the delay from address assertion to valid data output on the parallel bus.
Yes, the CY7C1481BV33-133BZXC is obsolete. Cypress has discontinued production; there is no official replacement listed. Sourcing is through surplus and broker channels.
No direct pin-compatible replacement is listed in the official record. Any substitute must be evaluated for timing, organization, and package compatibility — the 2M x 36 organization and 133 MHz / 6.5 ns timing are specific to this speed grade.
The access time is 6.5 ns, paired with a 133 MHz clock. This is the time from address assertion to valid data output on the parallel bus.
Yes, the supply range is 3.135V to 3.6V, making it compatible with 3.3V nominal logic families. I/O levels are 3.3V.