Skip to main content
Infineon Technologies CY7C131-55JXIT — Memory (DRAM / SRAM / Flash / EEPROM)
Infineon Technologies

Infineon CY7C131-55JXIT SRAM Dual Port Asynchronous, 55 ns

MPNCY7C131-55JXIT
Obsolete

Infineon CY7C131-55JXIT, SRAM - Dual Port, Asynchronous, 8Kbit (1K x 8), 55 ns access, Parallel interface, 4.5V~5.5V supply, -40°C~85°C, 52-PLCC (19.13x19.13), Tape & Reel.

$15.1512Ref. price · indicative, final on quote
CY7C131-55JXIT datasheet
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

CY7C131-55JXIT Technical Specifications
ParameterValue
Memory typeVolatile
Mounting typeSurface Mount
Voltage4.5V ~ 5.5V
Memory interfaceParallel
Operating temperature-40°C ~ 85°C (TA)
PackageTape & Reel (TR)
TechnologySRAM - Dual Port, Asynchronous
Access time55 ns
Memory size8Kbit
Memory formatSRAM
Case52-LCC (J-Lead)
Memory organization1K x 8
Write cycle time - word, page55ns

Product details

Dual-port SRAM for shared-memory handshaking

The Infineon CY7C131-55JXIT is an 8Kbit asynchronous dual-port SRAM organized as 1K x 8. It gives two independent processors simultaneous access to a common memory array without bus arbitration logic.

Obsolete — sourcing through independent channels

Infineon has marked the CY7C131-55JXIT as obsolete. No further factory orders or last-time-buy windows are open. For a BOM line that still calls out this exact code, the only path is the surplus and broker market.

Frequently asked questions

Is CY7C131-55JXIT obsolete?

Yes, Infineon lists the CY7C131-55JXIT as obsolete. No factory production or last-time-buy remains.

What is the replacement for CY7C131-55JXIT?

The evidence does not list an official successor order code. For a pin-compatible alternative, search the CY7C131 base product family in the same 52-PLCC package — density and speed variants may still be active. We can help cross-reference against your BOM on request.

What are the key specifications of CY7C131-55JXIT?

8Kbit asynchronous dual-port SRAM organized 1K x 8, 55 ns access time, parallel interface, 4.5V to 5.5V supply, -40°C to 85°C operating temperature, in a 52-PLCC package.