
CY7C1021DV33-10ZSXIT Infineon 1Mbit Async SRAM, 10 ns, 44-TSOP II
Infineon CY7C1021DV33-10ZSXIT, 1Mbit (64K x 16) asynchronous SRAM, 10 ns access time, parallel interface, 3V to 3.6V supply, -40°C to 85°C, 44-TSOP II package.
- 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
- Date & lot codes on quoteStated per line before you commit; label photos on request.
- MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
- PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.
Specifications
| Parameter | Value |
|---|---|
| Memory type | Volatile |
| Mounting type | Surface Mount |
| Voltage | 3V ~ 3.6V |
| Memory interface | Parallel |
| Operating temperature | -40°C~85°C(TA) |
| Package | Tape & Reel (TR); Cut Tape (CT) |
| Technology | SRAM - Asynchronous |
| Access time | 10 ns |
| Memory size | 1Mbit |
| Memory format | SRAM |
| Case | 44-TSOP (0.400\", 10.16mm Width) |
| Memory organization | 64K x 16 |
| Write cycle time - word, page | 10ns |
Frequently asked questions
What is the access time of CY7C1021DV33-10ZSXIT?
The access time is 10 ns, which is the time from address valid to data valid on a read cycle. This matches a 100 MHz bus without wait states.
What is the memory organization of CY7C1021DV33-10ZSXIT?
It is organized as 64K words by 16 bits, giving a total of 1 Mbit. The 16-bit data bus is parallel.
What is the supply voltage range for CY7C1021DV33-10ZSXIT?
The supply voltage range is 3V to 3.6V, making it a 3.3V nominal part. It is not compatible with 5V or 2.5V rails without level translation.
What package does CY7C1021DV33-10ZSXIT come in?
It is supplied in a 44-TSOP II package (0.400" body width, 10.16 mm), surface-mount. The supplier device package is 44-TSOP II.