Skip to main content
Infineon Technologies CY7C09569V-100AXC — Memory (DRAM / SRAM / Flash / EEPROM)

CY7C09569V-100AXC Infineon 576Kbit Dual-Port SRAM, 100 MHz

MPNCY7C09569V-100AXC
Obsolete

Infineon CY7C09569V-100AXC, a 576 Kbit synchronous dual-port SRAM organized as 16K × 36, 100 MHz clock with 5 ns access time, 3.0–3.6 V supply, 144-lead TQFP surface-mount package rated 0°C to 70°C, shipped in tray.

$43.3400Ref. price · indicative, final on quote
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

CY7C09569V-100AXC Technical Specifications
ParameterValue
Memory typeVolatile
Mounting typeSurface Mount
Voltage3V ~ 3.6V
Frequency100 MHz
Memory interfaceParallel
Operating temperature0°C ~ 70°C (TA)
PackageTray
TechnologySRAM - Dual Port, Synchronous
Access time5 ns
Memory size576Kbit
Memory formatSRAM
Case144-LQFP
Memory organization16K x 36

Frequently asked questions

What is the closest pin-compatible alternative to CY7C09569V-100AXC?

No official successor or cross-reference alternate appears in the available listing data for this part — boards needing a replacement should initiate an RFQ with the full memory organization (16K × 36), clock frequency (100 MHz), and supply voltage (3.0–3.6 V) as matching criteria, as timing and port interface compatibility are non-negotiable in dual-port SRAM replacement.

What package does CY7C09569V-100AXC use?

The CY7C09569V-100AXC is packaged in a 144-lead TQFP (20×20 mm body) and ships in tray.

What is the technology type of CY7C09569V-100AXC?

The CY7C09569V-100AXC is a synchronous dual-port SRAM — two independent ports share the same memory array under a common clock domain, enabling simultaneous bi-directional access from two host buses.