Skip to main content
Infineon Technologies CY7B9973V-AC — Clock & Timing ICs

CY7B9973V-AC Infineon 200 MHz LVTTL 52-TQFP

MPNCY7B9973V-AC
End of Life

Infineon CY7B9973V-AC, PLL-based clock driver, 200 MHz max frequency, 2:13 LVTTL fanout, 52-TQFP (10x10 mm), 2.97V–3.63V supply, 0°C to 70°C commercial temperature range.

$22.89Ref. price · indicative, final on quote
Packaging52-LQFP
RoHSRoHS non-compliant
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

CY7B9973V-AC specifications
ParameterValue
TypeClock Buffer
MountingSurface Mount
Supply voltage2.97V ~ 3.63V
Frequency - max200 MHz
Operating temperature0°C ~ 70°C (TA)
InputLVTTL
OutputLVTTL
PackageBulk
Case52-LQFP
Number of circuits1
Ratio - Input:Output2:13
Differential - Input:OutputYes/No

Product details

PLL-based clock driver with 200 MHz LVTTL fanout

The CY7B9973V-AC is a PLL-based clock buffer from Infineon designed to distribute a clean LVTTL clock signal across multiple loads. It accepts one or two LVTTL inputs and provides up to 13 LVTTL outputs, with a maximum operating frequency of 200 MHz. The supply voltage range of 2.97V to 3.63V lets it run on a standard 3.3V rail with margin for ripple.

52-TQFP package and layout considerations

The input side accepts differential or single-ended LVTTL; the output side is single-ended LVTTL only. The 2:13 ratio means you can feed two independent clock sources and select between them, or use one input and leave the other grounded — the datasheet covers the logic thresholds.

Active production, RoHS non-compliant

The part is RoHS non-compliant (lead-bearing solder balls or die-attach), so it cannot ship into EU RoHS-required assemblies without an exemption. For RoHS-constrained BOMs, check the CY7B9973V-AC's lead-free variant or a pin-compatible alternative.

Frequently asked questions

What is the maximum frequency of the CY7B9973V-AC?

The maximum operating frequency is 200 MHz. The PLL multiplies the input reference to generate the output clock; the actual achievable frequency depends on the input reference and the PLL configuration.