Clock distribution for tight timing budgets
The CY29940ACT is a low skew clock driver from Cypress, built to distribute one or two clock sources to eighteen outputs with minimal delay variation between legs. It accepts LVCMOS, LVPECL, or LVTTL inputs and drives LVCMOS or LVTTL loads at up to 200 MHz. The 2:18 fanout ratio lets a single device feed multiple synchronised destinations — useful on a board where a master clock must reach several FPGAs, ASICs, or high-speed converters without introducing edge misalignment.
The CY29940ACT runs from either a 2.375 V to 2.625 V rail or a 3.135 V to 3.465 V rail.
Differential input — yes or no
The differential input flag is marked Yes/No, which means the part can handle both single-ended (LVCMOS/LVTTL) and differential (LVPECL) input signals. That flexibility matters when the source is a differential oscillator or a single-ended clock generator — the same buffer works for either topology.
Submit an RFQ for your required quantity and target delivery window.