Infineon Technologies CY23FP12OC — Clock & Timing ICs
Technical Documents PDF / CAD
RoHS Compliant · Lead-Free EIA-481 Standard
Infineon Technologies / Clock & Timing ICs

CY23FP12OC PLL Clock Driver, 200 MHz, 28-SSOP

MPN CY23FP12OC
End of Life Spot Stock · 24-48h Dispatch 100% Original Sealed

Cypress CY23FP12OC, PLL-based Zero Delay Buffer, Fanout Buffer (Distribution), 200 MHz max, 2:12 LVCMOS I/O, 28-SSOP, 0°C to 70°C, RoHS non-compliant.

In Stock: 1,345 pcs
MOQ: 1 pcs
Logistics: DHL / FedEx DAP (Global Express · 3-7d) Russia & CIS DDP (Door-to-Door Cleared)
Dispatch: Shenzhen / HK
Unit Price (USD)
$3.01 / pc
Direct Purchase Ready
Volume Pricing Breaks Confirmed upon quotation
1+ pcs
$3.01
10+ pcs
$2.71
30+ pcs
$2.47
100+ pcs
$2.23
500+ pcs
$2.08
1,000+ pcs
$1.96
Working on a production BOM or have a target unit price? Submit Target Price
Buy Now

$3.01 / ea

1,345 in stock — maximum per order · 3–4 days lead time

$2.71 / ea from 10 pcs

Upload Full BOM List
[SPEC] Essential Parameters Snapshot Full Specifications (14)
Package / Case 28-SSOP (0.209", 5.30mm Width)
Supply Voltage 2.375V ~ 2.625V, 3.135V ~ 3.465V

Full Technical Specifications

14 Parameters
CY23FP12OC specifications
Parameter / AttributeSpecification / Value
TypeFanout Buffer (Distribution), Zero Delay Buffer
MountingSurface Mount
Supply voltage2.375V ~ 2.625V, 3.135V ~ 3.465V
Frequency - max200MHz
Operating temperature0°C ~ 70°C (TA)
PLLYes
InputLVCMOS, LVTTL
OutputLVCMOS
PackageBulk
Case28-SSOP (0.209\", 5.30mm Width)
Divider (Multiplier)Yes/No
Number of circuits1
Ratio - Input:Output2:12
Differential - Input:OutputNo/No
[DESK] Shenzhen Spot Allocation · 2h Response

Need Immediate Spot Stock or Shortage Allocation for CY23FP12OC?

Factory lead times blocking production? We lock verified brand-new original stock in Shenzhen within 2 hours.

Quote SLA 2 Hours
[01] Emergency Shortage 24-48h Shenzhen Dispatch

Direct access to Shenzhen floor inventory, franchised allocation buffers, and factory bonded stock to resolve line-down shutdowns.

[02] Industrial Packaging Tape & Reel / Tray / Tube

Standard factory-sealed packaging compliant with EIA-481 standards for automated high-speed SMT pick-and-place lines.

[03] WhatsApp QC Proof 45x Microscope QC Photos

High-resolution photos of original reel labels, 2D DataMatrix, and pin coplanarity sent via WhatsApp/Telegram before you release wire payment.

● USD Wire Transfer (SWIFT T/T) · DAP Express / DDP Delivery

Technical Details & Description

PLL-based clock distribution in a 28-pin SSOP

The CY23FP12OC is a PLL-based zero delay buffer from Cypress, designed to regenerate a clean clock output with deterministic phase alignment relative to the input. It accepts a single LVCMOS or LVTTL reference and distributes it across 12 LVCMOS outputs, all phase-locked to the incoming edge. The internal PLL multiplies the reference to generate the output frequency, but the divider path is not engaged — the ratio is set by the PLL feedback path, not an external divider. Maximum output frequency is 200 MHz, which covers most common system clocks for Ethernet PHYs, FPGAs, and SoC reference inputs. Supply voltage covers 2.375 V to 2.625 V and 3.135 V to 3.465 V. Packaged in a 28-SSOP with 0.209-inch body width and 5.30 mm height, surface-mount only. The 28-pin count is driven by the 12 outputs plus power, ground, and feedback paths — not a dense package, but the pin pitch is fine enough that hand rework requires care.

What the 2:12 ratio and 200 MHz ceiling mean for your clock tree

The 2:12 input-to-output ratio means two input pins feed a single PLL that drives 12 identical LVCMOS outputs. The 200 MHz maximum frequency is the upper bound for the output. Differential inputs and outputs are not supported — all I/O are single-ended LVCMOS. The zero-delay characteristic means the output edges align to the input edge within the PLL's lock range, which is useful for source-synchronous interfaces where the clock and data must maintain a fixed phase relationship across the board.

Active lifecycle, but watch the RoHS status

That means no last-time-buy pressure and no forced redesign for obsolescence. However, the RoHS compliance status is listed as non-compliant. This part contains lead in the solder finish or internal construction, which excludes it from builds destined for RoHS-enforced markets (EU, California, etc.) unless a specific exemption applies. If your BOM requires full RoHS compliance, you will need a different order code or a lead-free equivalent, though no direct RoHS-compliant alternate is listed in this record.

Sourcing posture: quoted to order

Given the Active status, lead times are generally stable, but the RoHS restriction may narrow the pool of available inventory, so early engagement is advisable for production volumes.

Frequently asked questions

Is CY23FP12OC compatible with 2.5V or 3.3V input?

It accepts both. The supply voltage range covers 2.375 V to 2.625 V for 2.5 V rails and 3.135 V to 3.465 V for 3.3 V rails. The same part works on either supply without a regulator change.

How many outputs does CY23FP12OC have?

The CY23FP12OC provides 12 LVCMOS outputs from a single PLL, with a 2:12 input-to-output ratio. Two input pins (reference and feedback) feed the PLL, and all 12 outputs are phase-aligned to the input edge.

What is the difference between CY23FP12OC and CY23FP12OCT?

The suffix 'T' typically indicates Tape & Reel packaging for automated pick-and-place assembly, while the 'OC' variant ships in Bulk (tubes or trays). Electrically and functionally they are identical — same PLL, same 2:12 ratio, same 200 MHz ceiling. The choice is driven by your assembly line's feeder requirements.

CY23FP12OC
Verified Allocation
Quote