Skip to main content
Texas Instruments SN74LS33N — Logic ICs

SN74LS33N 74LS Quad 2-Input NOR Gate, Open Collector, 14-DIP

MPNSN74LS33N
End of Life

Texas Instruments 74LS series, SN74LS33N, Logic Type NOR Gate, Open Collector, 4 Circuits, 2 Inputs, 4.75V ~ 5.25V Supply, Through Hole, 14-DIP (0.300", 7.62mm), 0°C ~ 70°C.

$1.87Ref. price · indicative, final on quote
Packaging14-DIP (0.300", 7.62mm)
RoHSROHS3 Compliant
Series74LS
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

SN74LS33N specifications
ParameterValue
Series74LS
Logic typeNOR Gate
MountingThrough Hole
Supply voltage4.75V ~ 5.25V
Current - quiescent3.6 mA
Current - output high, low-, 24mA
I/O channels2
Operating temperature0°C ~ 70°C
PackageTube
FeaturesOpen Collector
Case14-DIP (0.300\", 7.62mm)
Number of circuits4
Input logic level - low0.8V
Input logic level - high2V
Max propagation delay @ v, max CL32ns @ 5V, 45pF

Product details

It packages four independent NOR gates in a through-hole 14-pin DIP (0.300" body), operating from a 4.75 V to 5.25 V supply over the commercial temperature range of 0°C to 70°C. The open-collector output is the defining feature: each output can sink up to 24 mA (the 'low' state) but cannot source current — it relies on an external pull-up resistor to pull the output high. This makes the part suited for wired-OR bus structures, level translation (pulling up to a different voltage than Vcc), and driving loads like relays or LEDs where the load connects between the output and a positive supply. Propagation delay is specified at 32 ns maximum into a 45 pF load at 5 V — a typical figure for the 74LS family. When budgeting timing on a backplane or shared interrupt line, that 32 ns window includes the time from any input crossing the 0.8 V (low) / 2 V (high) thresholds to the output sinking current. The quiescent supply current is 3.6 mA max for all four gates.

Open-collector output: sizing the pull-up resistor

Because the SN74LS33N output only sinks, not sources, the pull-up resistor value determines both the rise time and the high-level voltage. The 24 mA sink rating sets the minimum pull-up: at 5 V supply, a 220 Ω resistor would draw about 23 mA when the output is low — right at the limit. In practice, a 1 kΩ to 4.7 kΩ pull-up is typical for TTL-level buses, trading off speed (lower resistance = faster rise) against power (higher current when low). For a wired-OR interrupt line with several gates, the combined low-level current of all driving gates must stay under 24 mA per output. The open-collector structure allows the output high voltage to be set by the pull-up supply, which can be different from Vcc.

Frequently asked questions

What are the alternatives for SN74LS33N?

The closest functional alternative within the 74LS family is the SN74LS03, which is also a quad 2-input NAND gate with open-collector outputs in the same 14-DIP package and supply range. The key difference is logic function: the SN74LS33N is a NOR gate, while the SN74LS03 is a NAND gate. For a NOR-gate replacement, stay with the SN74LS33N or its surface-mount sibling SN74LS33D. The 74F27 (triple 3-input NOR) and 74ALS11 (triple 3-input AND) are different logic functions and not direct substitutes.

Can SN74LS33N work with a 3.3V supply?

No. The SN74LS33N is specified for a 4.75 V to 5.25 V supply. Operating it at 3.3 V is outside the guaranteed operating range — the input thresholds (0.8 V low, 2 V high) and output drive characteristics are not characterized below 4.75 V. For 3.3 V logic, use a 74LVC or 74AHC family gate instead.