1:2 LVCMOS fanout buffer for general-purpose clock distribution
It operates from a 2.3 V to 5.5 V supply, making it suitable for mixed-voltage systems where a single buffer needs to bridge a 3.3 V clock source to a 5 V logic input or vice versa, as long as the levels are LVCMOS-compatible. The maximum output frequency is 52 MHz, which covers most microcontroller and FPGA reference clocks, SPI bus clocks, and general-purpose logic timing. The part is non-differential on both input and output (No/No), so it is strictly for single-ended LVCMOS clock trees.
At 52 MHz, this buffer handles most common clock frequencies for 8-bit and 32-bit MCUs, audio codecs, and low-speed serial interfaces (I2C, SPI, UART). It is not intended for high-speed differential clocks (e.g., LVDS, LVPECL) or RF synthesizers. If your design requires fanout at 100 MHz or above, you would need a different buffer family such as the CDCLVP1204, which handles 2 GHz differential signals.
Package and footprint: 8-DSBGA
The 8-DSBGA package (0.4 mm pitch, 0.8 mm × 1.2 mm body) requires a fine-pitch PCB process. The landing pattern is non-standard for hobbyist boards; expect to use a 4-layer board with micro-vias if routing under the BGA.
For volume commitments, ask about lead time and factory order support.