STM32F469AGH6 — 180MHz ARM Cortex-M4 MCU, 1MB Flash, 169-UFBGA, EOL-Hot
STMicroelectronics STM32F4 series ARM Cortex-M4 MCU; 180 MHz core; 1MB Flash / 384KB SRAM; 114 I/O; 169-UFBGA (7×7 mm, 0.5 mm pitch); 1.7–3.6 V supply; -40 to 85 °C; integrated Ethernet, USB OTG, CAN, LCD, 24×12b ADC, 2×12b DAC; Tape & Reel.
- 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
- Date & lot codes on quoteStated per line before you commit; label photos on request.
- MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
- PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.
Specifications
| Parameter | Value |
|---|---|
| Series | STM32F4 |
| Mounting type | Surface Mount |
| Oscillator type | Internal |
| Program memory type | FLASH |
| Voltage - supply (Vcc (Vdd)) | 1.7V ~ 3.6V |
| Operating temperature | -40°C ~ 85°C (TA) |
| Speed | 180MHz |
| Package | Tape & Reel (TR) |
| RAM size | 384K x 8 |
| Core size | 32-Bit Single-Core |
| Peripherals | Brown-out Detect/Reset, DMA, I²S, LCD, POR, PWM, WDT |
| Connectivity | CANbus, EBI/EMI, Ethernet, I²C, IrDA, LINbus, SAI, SDIO, SPI, UART/USART, USB, USB OTG |
| Number of i (O) | 114 |
| Core processor | ARM® Cortex®-M4 |
| Case | 169-UFBGA |
| Data converters | A/D 24x12b; D/A 2x12b |
| Program memory size | 1MB (1M x 8) |
Frequently asked questions
What is the brown-out reset threshold on this part?
The peripheral set lists brown-out detect/reset; the supply range floor is 1.7 V, which sets the approximate POR threshold. The exact threshold voltage is a datasheet parameter — the spec table does not carry the explicit threshold value. Power sequencing for a 24 VDC industrial rail fed through an LDO or buck converter needs attention to VDD ramp rate and the 1.8 V BOR level if the design calls for a controlled reset behaviour rather than an uncontrolled drop-out.
Does the STM32F469AGH6 meet EtherNet/IP timing accuracy without an external crystal?
The internal oscillator handles boot and low-speed peripheral timing. For EtherNet/IP CIP-sync jitter and any precision deterministic timing, the external 25 MHz HSE crystal per the STM32F4 reference design is the required configuration — not optional, particularly given the -40 °C cold-start behaviour.