STD9NM40N

STMicroelectronics

STMicroelectronics MDmesh™ II series, N-Channel MOSFET, 400 V Vdss, 5.6 A continuous drain at 25°C, 790 mOhm Rds(on) max at 10 V, DPAK (TO-252) package, surface mount.

STMicroelectronics STD9NM40N
Download datasheet (PDF)
[IN STOCK] In Stock: 44 pcs
$3.44/ pc

Volume pricing

Buy Now

MOQ 1 · Tape & Reel (TR); Cut Tape (CT) · RoHS · EIA-481 · DAP/DDP · T/T

Technical specifications

STD9NM40N specifications
Parameter / AttributeSpecification / Value
SeriesMDmesh™ II
FET typeN-Channel
MountingSurface Mount
Drain to source voltage400 V
Drive voltage (Max rds on, min rds on)10V
Current - continuous drain (Id) @ 25°C5.6A (Tc)
Power dissipation60W (Tc)
Operating temperature150°C(TJ)
PackageTape & Reel (TR); Cut Tape (CT)
Vgs±25V
TechnologyMOSFET (Metal Oxide)
CaseTO-252-3, DPak (2 Leads + Tab), SC-63
Vgs(th) (Max) @ id4V @ 250µA
Rds on (Max) @ id, vgs790mOhm @ 2.5A, 10V
Gate charge (Qg) (Max) @ vgs14 nC @ 10 V
Input capacitance (Ciss) (Max) @ vds365 pF @ 50 V

Technical details

The STD9NM40N is an STMicroelectronics N-channel power MOSFET built on the MDmesh™ II high-voltage trench-gate platform. This part is packaged in a DPAK (TO-252) surface-mount case, suited for automated assembly on power-supply and offline-converter boards.

NRND — plan a last-time buy or a design-in alternate

This is an official signal from ST that the part is in phase-out — it remains available for existing production but is not intended for new design starts. Buyers supporting active BOM lines should secure last-time-buy quantities or evaluate a pin-compatible replacement.

DPAK footprint and thermal management

The DPAK (TO-252) package occupies a standard surface-mount land pattern, with the tab as the drain connection and a thermal pad area that carries the bulk of the dissipation. A via-stitched copper pad under the tab is recommended to spread heat. The ±25 V maximum gate-source voltage is a standard limit; the drive voltage for achieving the rated on-resistance is 10 V, but the part can be driven with lower gate voltages if the increased Rds(on) is acceptable.

STD9NM40N
[ALLOC] verified
Quote