STD7NM60N

STMicroelectronics · MDmesh™ II Series

STMicroelectronics MDmesh™ II, STD7NM60N, N-Channel MOSFET, 600V Vdss, 5A Id, 900mOhm Rds(on) at 2.5A, 10V, DPAK, Surface Mount, 150°C TJ.

STMicroelectronics STD7NM60N
Download datasheet (PDF)
[IN STOCK] In Stock: 638 pcs
$0.82/ pc

Volume pricing

Buy Now

MOQ 1 · Tape & Reel (TR); Cut Tape (CT) · RoHS · EIA-481 · DAP/DDP · T/T

Technical specifications

STD7NM60N specifications
Parameter / AttributeSpecification / Value
SeriesMDmesh™ II
FET typeN-Channel
MountingSurface Mount
Drain to source voltage600 V
Drive voltage (Max rds on, min rds on)10V
Current - continuous drain (Id) @ 25°C5A (Tc)
Power dissipation45W (Tc)
Operating temperature150°C(TJ)
PackageTape & Reel (TR); Cut Tape (CT)
Vgs±25V
TechnologyMOSFET (Metal Oxide)
CaseTO-252-3, DPak (2 Leads + Tab), SC-63
Vgs(th) (Max) @ id4V @ 250µA
Rds on (Max) @ id, vgs900mOhm @ 2.5A, 10V
Gate charge (Qg) (Max) @ vgs14 nC @ 10 V
Input capacitance (Ciss) (Max) @ vds363 pF @ 50 V

Technical details

The STD7NM60N is a 600 V, 5 A N-channel MOSFET from ST's MDmesh™ II series, housed in a DPAK (TO-252) surface-mount package. It is designed for switched-mode power supplies, flyback converters, and PFC stages where the primary-side switch sees the full DC bus voltage. The 900 mOhm maximum on-resistance is specified at 2.5 A drain current with 10 V gate drive. Total gate charge is 14 nC at 10 V. Input capacitance is 363 pF at 50 V Vds.

The base product number is STD7NM60, and the 'N' suffix indicates the lead-free / ROHS-compliant variant.

DPAK footprint and thermal budget

The DPAK (TO-252) footprint with the exposed drain tab requires a copper pad on the PCB for heat sinking — the 45 W power dissipation rating at case temperature assumes a copper pad on a 2-oz copper layer. The gate threshold voltage maximum is 4 V at 250 µA, which means a 5 V logic-level gate drive will not fully enhance the channel — the 10 V drive rail is mandatory for the rated Rds(on). The ±25 V maximum gate-source rating provides margin for ringing on the gate node in hard-switching topologies.

STD7NM60N
[ALLOC] verified
Quote