Skip to main content
NXP Semiconductors NVT2006PW,118 — Discrete Semiconductors

NVT2006PW,118 NXP Level Translator, 6-ch Bidirectional

MPNNVT2006PW,118
End of Life

NXP Semiconductors NVT2006PW,118 voltage level translator, 6 bidirectional channels, auto-direction sensing, open-drain/push-pull output, 16-TSSOP package, tape and reel.

$1.16Ref. price · indicative, final on quote
Packaging16-TSSOP (0.173", 4.40mm Width)
StockIn Stock (27)
Lead timeIn Stock wk
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

NVT2006PW,118 Technical Specifications
ParameterValue
Output typeOpen Drain, Push-Pull
Channel typeBidirectional
Mounting typeSurface Mount
Translator typeVoltage Level
Voltage - VCCA1 V ~ 3.6 V
Voltage - VCCB1.8 V ~ 5.5 V
Operating temperature-40°C ~ 85°C (TA)
PackageTape & Reel (TR); Cut Tape (CT)
FeaturesAuto-Direction Sensing
Case16-TSSOP (0.173\", 4.40mm Width)
Number of circuits1
Channels per circuit6

Product details

Dual-supply translation for mixed-voltage buses

The NVT2006PW,118 is a 6-channel bidirectional voltage level translator from NXP, designed to bridge logic families operating at different supply voltages without a direction-control pin. Auto-direction sensing means the translator detects the data flow on each channel and switches the drive direction transparently — no GPIO pin wasted on a DIR signal.

Six channels in a 16-TSSOP footprint

Six bidirectional channels handle a 6-bit SPI bus, an I2C line set (SDA + SCL plus four GPIO), or a general-purpose parallel interface — one IC covers the translation for a small mixed-voltage subsystem. Outputs are configurable as open-drain or push-pull — open-drain suits multi-master I2C buses where wire-AND arbitration is needed; push-pull gives faster edge rates for SPI or GPIO lines.