NXP MIMX8MQ5DVAJZAB i.MX8MQ 1.5GHz Quad-Core 64-Bit MPU, 621-FCPBGA
NXP i.MX8MQ series, MIMX8MQ5DVAJZAB, quad-core 64-bit ARM Cortex-A53 @ 1.5GHz with Cortex-M4 co-processor, HAB + ARM TrustZone security, DDR3L/DDR4/LPDDR4 RAM, dual USB 3.0, PCIe Gen3, GbE, 621-FCPBGA (17×17 mm), 0 to 95°C TJ, tray.
- 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
- Date & lot codes on quoteStated per line before you commit; label photos on request.
- MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
- PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.
Specifications
| Parameter | Value |
|---|---|
| Series | i.MX8MQ |
| Mounting type | Surface Mount |
| Additional interfaces | EBI/EMI, I²C, PCIe, SPI, UART, uSDHC |
| Display & interface controllers | eDP, HDMI, MIPI-CSI, MIPI-DSI |
| Operating temperature | 0°C ~ 95°C (TJ) |
| Number of cores (Bus width) | 4 Core, 64-Bit |
| USB | USB 3.0 (2) |
| Speed | 1.5GHz |
| Package | Tray |
| Ethernet | GbE |
| Core processor | ARM® Cortex®-A53 |
| Case | 621-FBGA, FCBGA |
| RAM controllers | DDR3L, DDR4, LPDDR4 |
| Co-Processors (DSP) | ARM® Cortex®-M4 |
| Security features | ARM TZ, CAAM, HAB, RDC, RTC, SJC, SNVS |
| Graphics acceleration | Yes |
Frequently asked questions
Is there a second source or pin-compatible alternate for the MIMX8MQ5DVAJZAB?
No official cross-reference or second-source MPN is listed in the available record. The MIMX8MQ5DVAJZAB should be treated as NXP sole-source; qualifying a substitute before production ramp is recommended for any multi-unit build.
Does this part support secure boot with HAB and ARM TrustZone?
Yes — the MIMX8MQ5DVAJZAB includes HAB, ARM TrustZone, CAAM, RDC, SNVS, SJC, and an on-die RTC as standard silicon features. The full secure boot chain is implemented in ROM and configured via NXP software; boot ROM compatibility between i.MX8MQ and i.MX8MM sub-families should be verified against the NXP reference manual before cross-migrating a HAB-enabled design.