NXP LPC1227FBD64/301,1 ARM Cortex-M0 MCU, 128KB Flash, 45MHz, 64-LQFP
NXP LPC1227 ARM Cortex-M0 32-bit MCU, 128KB Flash/8KB RAM, 45MHz core, 55 GPIO, 3.3V supply, -40°C to 85°C operating temp, 64-LQFP package, tray packaging.
- 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
- Date & lot codes on quoteStated per line before you commit; label photos on request.
- MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
- PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.
Specifications
| Parameter | Value |
|---|---|
| Series | LPC1200 |
| Mounting type | Surface Mount |
| Oscillator type | Internal |
| Program memory type | FLASH |
| Voltage - supply (Vcc (Vdd)) | 3V ~ 3.6V |
| Operating temperature | -40°C~85°C(TA) |
| Speed | 45MHz |
| Package | Tray |
| RAM size | 8K x 8 |
| Core size | 32-Bit Single-Core |
| Peripherals | Brown-out Detect/Reset, DMA, POR, WDT |
| Connectivity | I²C, IrDA, Microwire, SPI, SSI, SSP, UART/USART |
| Number of i (O) | 55 |
| Core processor | ARM® Cortex®-M0 |
| Case | 64-LQFP |
| Data converters | A/D 8x10b |
| Program memory size | 128KB (128K x 8) |
Frequently asked questions
Is the LPC1227FBD64/301,1 JTAG/SWD debug interface compatible with Segger J-Link and CMSIS-DAP probes?
Yes. The LPC1227 uses standard ARM SWD debug — Segger J-Link, CMSIS-DAP, and compatible third-party SWD probes work without proprietary adapters. The 301 suffix does not change debug access semantics.
Does the 8x10b ADC on this LPC1227 variant map to 8 single-ended channels or a mixed single/differential configuration?
NXP configures the 8-channel ADC as 8 single-ended inputs. This suits 4-20mA loop topologies directly — differential channel mapping does not apply to this variant.
Does the 64-LQFP (10x10) footprint of the 301 variant match standard ICT socket adapters for this package?
The 64-LQFP 10x10mm is standard JEDEC geometry for this pin count. The 301 suffix is a flash/tray code and does not introduce a mechanical variant; drop-in placement on standard test pads is expected to be compatible.
What is the minimum VDD, and is the internal POR/Brown-out reset compatible with 3.3V industrial rails at cold start?
Minimum VDD is 3V. The integrated POR/BOD holds the part in reset until the rail clears the brown-out threshold across the full -40°C to 85°C operating range — correct behavior for 3.3V industrial logic rails.