Skip to main content
Infineon Technologies S29GL01GS11DHB010 — Analog & Data Acquisition

Infineon S29GL01GS11DHB010 1Gbit NOR Flash, 110 ns, 64-FBGA

MPNS29GL01GS11DHB010
End of Life

Infineon Technologies Automotive, AEC-Q100, GL-S series Parallel NOR Flash, 1Gbit, 64M x 16, 110 ns, 2.7V-3.6V, -40 to 105°C, 64-FBGA (9x9), S29GL01GS11DHB010.

$20.79Ref. price · indicative, final on quote
Packaging64-LBGA
RoHSROHS3 Compliant
SeriesAutomotive, AEC-Q100, GL-S
Sourced new & surplus through independent channelsAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

S29GL01GS11DHB010 specifications
ParameterValue
SeriesAutomotive, AEC-Q100, GL-S
Memory typeNon-Volatile
MountingSurface Mount
Voltage2.7V ~ 3.6V
Memory interfaceParallel
Operating temperature-40°C ~ 105°C (TA)
PackageTray
TechnologyFLASH - NOR
Access time110 ns
Memory size1Gbit
Memory formatFLASH
Case64-LBGA
Memory organization64M x 16
Write cycle time - word, page60ns

Product details

1 Gbit parallel NOR Flash for automotive code storage

The Infineon S29GL01GS11DHB010 is a 1 Gbit parallel NOR Flash memory organized as 64M x 16 bits, built on the Automotive, AEC-Q100, GL-S series. It provides 110 ns access time for random reads, with a write cycle time of 60 ns per word or page operation. The parallel interface delivers deterministic read latency critical for XIP (eXecute-In-Place) code execution in automotive ECUs, where the CPU fetches instructions directly from NOR Flash without copying to RAM.

AEC-Q100 Grade 2 with -40 to 105°C range

The AEC-Q100 qualification means the part has passed the full suite of accelerated reliability tests — preconditioning, HTOL, HTSL, TC, ESD, and latch-up — with documented PPAP evidence. ROHS3 compliant, the part meets the European automotive substance restrictions.

64-FBGA 9x9 mm — board-fit for space-constrained ECUs

Housed in a 64-ball Fine-pitch Ball Grid Array (FBGA) measuring 9x9 mm, the package occupies minimal PCB area. The 0.8 mm ball pitch requires a controlled-impedance layout for the parallel data bus, with the 16-bit wide interface routing to the host controller across 64 signal lines. Surface-mount assembly with standard reflow profiles per JEDEC J-STD-020. The package is supplied in tray format, suitable for pick-and-place in high-volume automotive lines.