What this supervisor does on your board
The 140 ms minimum reset timeout gives downstream devices — an MCU, FPGA, or SoC — enough time to stabilise after the rails return to tolerance. That delay is fixed internally; no external capacitor needed.
RoHS non-compliance is noted — check your assembly's exemption requirements if you are subject to RoHS regulations.
