Skip to main content
Analog Devices MAX6715UTZGD3 — Memory (DRAM / SRAM / Flash / EEPROM)

MAX6715UTZGD3 Multi-Voltage Supervisor

MPNMAX6715UTZGD3
End of Life

Maxim Integrated MAX6715UTZGD3, Multi-Voltage Supervisor, Active Low, Open Drain or Open Collector, SOT-23-6, 140ms Minimum Reset Timeout, -40°C ~ 85°C.

$2.74Ref. price · indicative, final on quote
PackagingSOT-23-6
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

MAX6715UTZGD3 Technical Specifications
ParameterValue
TypeMulti-Voltage Supervisor
Mounting typeSurface Mount
Voltage - threshold1.11V, 2.313V
Number of voltages monitored2
Operating temperature-40°C ~ 85°C
ResetActive Low
OutputOpen Drain or Open Collector
PackageBulk
Reset timeout140ms Minimum
CaseSOT-23-6

Product details

Dual-voltage supervisor in a SOT-23-6 — what the thresholds mean for your rails

The Maxim Integrated MAX6715UTZGD3 is a multi-voltage supervisor that monitors two system voltages and asserts a single active-low, open-drain reset when either rail drops below its threshold. It is designed for embedded systems, industrial controllers, and telecom equipment where a processor, FPGA, or ASIC needs a clean reset during power-up, brown-out, or momentary supply dips. The two monitored thresholds are 1.11 V and 2.313 V. The reset output stays low for a minimum of 140 ms after all monitored voltages rise above their thresholds. That 140 ms window covers most processor boot sequences, PLL lock times, and FPGA configuration loads without needing an external delay capacitor. Housed in a SOT-23-6 package, it takes up minimal board space and is a drop-in footprint for many single-supply supervisor designs that need a second voltage sense.

Frequently asked questions

What is the reset timeout of MAX6715UTZGD3?

The reset timeout is a minimum of 140 ms. This is the period the reset output stays low after all monitored voltages rise above their thresholds, giving the processor time to initialize.

Does MAX6715UTZGD3 have an open-drain output?

Yes, the reset output is open-drain (open collector) and active low. This allows wired-OR connection with other reset sources and lets the output be pulled up to a different voltage than the supervisor supply.

What are alternatives to MAX6715UTZGD3?

Within the MAX6715 family, other threshold voltage combinations are available for different rail voltages. The same SOT-23-6 footprint is shared across the family, so a sister variant with different thresholds can be swapped without a board layout change, provided the reset polarity and timeout match the design.