Skip to main content
Analog Devices ICL7109CPL+ — Discrete Semiconductors

ICL7109CPL+ ADC 12-Bit Dual Slope 40-DIP, 30 SPS

MPNICL7109CPL+
End of Life

Analog Devices ICL7109CPL+ ADC, 12-Bit, Dual Slope, Differential Input, Parallel Interface, 40-PDIP (0.600", 15.24mm), Tube.

$32.28Ref. price · indicative, final on quote
Packaging40-DIP (0.600", 15.24mm)
RoHSROHS3 Compliant
Sourced new & surplus through independent channelsAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

ICL7109CPL+ specifications
ParameterValue
Input typeDifferential
MountingThrough Hole
Reference typeExternal
Voltage - supply, analog±5V
Voltage - supply, digital±5V
I/O channels1
InterfaceParallel
Operating temperature0°C ~ 70°C
PackageTube
ArchitectureDual Slope
ConfigurationADC
Number of bits12
Case40-DIP (0.600\", 15.24mm)
Number of a (D converters)1
Sampling rate (Per second)30

Product details

12-bit dual-slope ADC in a 40-pin DIP

The ICL7109CPL+ is a 12-bit integrating ADC built on a dual-slope architecture, sampling at 30 conversions per second. The differential input rejects common-mode noise, and the parallel data interface makes it straightforward to read into a microcontroller or latch without a serial clock. It runs on ±5 V supplies for both the analog and digital sections, and requires an external voltage reference — typical for ratiometric measurements where the reference tracks the sensor excitation.

Through-hole package for repair and prototyping

Housed in a 40-lead PDIP (0.600" wide body, 15.24 mm row spacing), this part is through-hole only — no surface-mount variant. The commercial temperature range (0°C to 70°C) covers most benchtop instruments, panel meters, and industrial controllers that live indoors. If your application sees -40°C, this isn't the grade.

Frequently asked questions

Where can I buy ICL7109CPL+ and get current pricing?

We source the ICL7109CPL+ through independent distribution channels.

What input type and data interface does ICL7109CPL+ use?

It has a differential input and a parallel data interface. The dual-slope architecture provides inherent noise rejection at the line frequency.