ADUM241D1BRIZ

Analog Devices · iCoupler® Series

Analog Devices ADUM241D1BRIZ, iCoupler series, 4-channel general-purpose digital isolator, 150 Mbps data rate, 5000 Vrms isolation, 75 kV/µs CMTI, 1.7 V to 5.5 V supply, -40°C to 125°C, 16-SOIC package.

Analog Devices ADUM241D1BRIZ
[IN STOCK] In Stock: 18 pcs
$12.11/ pc

Volume pricing

Buy Now

MOQ 1 · Tube · RoHS · EIA-481 · DAP/DDP · T/T

Technical specifications

ADUM241D1BRIZ specifications
Parameter / AttributeSpecification / Value
TypeGeneral Purpose
SeriesiCoupler®
Channel typeUnidirectional
MountingSurface Mount
Supply voltage1.7V ~ 5.5V
Voltage - isolation5000Vrms
Isolated powerNo
Operating temperature-40°C ~ 125°C
Pulse width distortion3ns
PackageTube
Data rate150Mbps
TechnologyMagnetic Coupling
Case16-SOIC (0.295\", 7.50mm Width)
Channels4
Inputs - side 1/Side 23/1
Rise (Fall time)2.5ns, 2.5ns
Propagation delay tpLH (tpHL)13ns, 13ns
Common mode transient immunity75kV/µs

Technical details

Four-channel digital isolator with 150 Mbps throughput

It supports a 150 Mbps data rate with 13 ns max propagation delay in each direction, making it suitable for high-speed signal isolation in industrial fieldbus, motor-drive feedback, and medical patient-interface applications.

75 kV/µs CMTI — what it means for motor-drive and inverter designs

A common-mode transient immunity (CMTI) of 75 kV/µs minimum means this isolator can reject fast voltage transients that couple across the barrier during IGBT or SiC MOSFET switching events. In a motor-drive or solar-inverter application where the ground plane jumps several hundred volts in nanoseconds, a lower CMTI part would latch up or corrupt data. The ADUM241D1BRIZ holds the data path clean through those edges, which is the difference between a reliable gate-drive feedback loop and a system that resets on every commutation.

Supply voltage flexibility and channel assignment

The 3/1 input-to-output channel split (three channels from Side 1 to Side 2, one reverse-direction channel) fits the typical SPI or UART isolation pattern where the clock, data, and chip-select go forward and the MISO or status line returns. Rise and fall times are 2.5 ns typical, keeping signal integrity clean at 150 Mbps without excessive edge-rate ringing.

ADUM241D1BRIZ
[ALLOC] verified
Quote