Skip to main content
Analog Devices AD96687BRZ — DC-DC Power Modules

AD96687BRZ Comparator with Latch, 3.5ns, 16-SOIC

MPNAD96687BRZ
End of Life

Analog Devices AD96687BRZ, dual comparator with latch, 3.5ns max propagation delay, complementary ECL open-emitter outputs, 90dB CMRR, 70dB PSRR, 16-SOIC surface-mount package, -25°C to 85°C operating temperature.

$11.07Ref. price · indicative, final on quote
Packaging16-SOIC (0.154", 3.90mm Width)
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

AD96687BRZ Technical Specifications
ParameterValue
Typewith Latch
Output typeComplementary, ECL, Open-Emitter
Mounting typeSurface Mount
Voltage - input offset2mV @ -5.2V, 5V
Current - output30mA
Current - quiescent18mA,36mA
Current - input bias10µA @ -5.2V,5V
Operating temperature-25°C ~ 85°C
PackageTube
Case16-SOIC (0.154\", 3.90mm Width)
CMRR, PSRR90dB CMRR, 70dB PSRR
Number of elements2
Propagation delay3.5ns

Product details

3.5 ns propagation delay — timing margin for high-speed threshold detection

The AD96687BRZ is a dual, high-speed comparator from Analog Devices with a latch function, designed for applications where propagation delay and setup/hold timing are critical. Its 3.5 ns max propagation delay places it in the class of comparators used for line receivers, pulse discriminators, window detectors, and ATE pin electronics, where every nanosecond of timing margin matters. The latch input allows the comparator to capture and hold the comparison result on a strobe signal, eliminating the need for an external flip-flop in sampled-data systems.

Complementary ECL outputs — logic-family and termination requirements

The complementary open-emitter ECL outputs are a defining feature: they provide both true and inverted outputs simultaneously, but they require external pull-down resistors to a negative supply (typically -5.2 V or -2 V) to set the logic levels. The 30 mA typical output current is enough to drive 50 Ω transmission lines terminated to -2 V, a common configuration in high-speed backplanes and test heads.

90 dB CMRR and 70 dB PSRR — noise rejection in mixed-signal environments

With 90 dB typical CMRR and 70 dB typical PSRR, the AD96687BRZ rejects common-mode noise and power-supply ripple well enough to maintain threshold accuracy in electrically noisy environments like industrial motor drives, switching power supplies, and telecom line cards. The 2 mV max input offset voltage at the rated supply voltages (-5.2 V and 5 V) is the static error budget the designer must account for; the 10 µA max input bias current is low enough that it does not dominate in most divider-network designs, but it should be checked against the source impedance of the input signal.

Lifecycle and supply posture

For dual-sourcing or a single-channel alternative, the AD96685BRZ is the same die in a single-comparator variant, sharing the 3.5 ns propagation delay, ECL outputs, and SOIC footprint — useful if a design only needs one comparator channel or if the second channel on the AD96687BRZ is unused and the BOM cost can be reduced.

Frequently asked questions

What is the propagation delay of AD96687BRZ?

The maximum propagation delay is 3.5 ns, making it suitable for high-speed threshold detection and sampled-data systems.