Skip to main content
Analog Devices AD9516-4BCPZ — Clock & Timing ICs

AD9516-4BCPZ Clock Generator – 2.95 GHz, PLL

MPNAD9516-4BCPZ
End of Life

Analog Devices AD9516-4BCPZ, Clock Generator & Fanout Distribution, PLL Yes, 2.95 GHz max, 1:14 ratio, LVDS/LVPECL/CMOS outputs, 64-LFCSP-VQ (9x9), -40°C to 85°C, 3.135V–3.465V supply.

$19.71Ref. price · indicative, final on quote
Packaging64-VFQFN Exposed Pad, CSP
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

AD9516-4BCPZ Technical Specifications
ParameterValue
TypeClock Generator, Fanout Distribution
Mounting typeSurface Mount
Voltage3.135V ~ 3.465V
Frequency2.95GHz
Operating temperature-40°C ~ 85°C
PLLYes
InputClock
OutputCMOS, LVDS, LVPECL
PackageTray
Case64-VFQFN Exposed Pad, CSP
Divider (Multiplier)Yes/No
Number of circuits1
Ratio - Input:Output1:14
Differential - Input:OutputYes/Yes

Product details

2.95 GHz clock generator with integrated PLL

The AD9516-4BCPZ is a clock generator and fanout distribution IC from Analog Devices, integrating a PLL and delivering a maximum output frequency of 2.95 GHz. That frequency ceiling targets high-speed ADC/DAC sampling clocks, RF LO generation, and SERDES reference clocks where jitter budget is tight. It provides a 1:14 input-to-output ratio with differential inputs and outputs, supporting CMOS, LVDS, and LVPECL signal formats. The output format flexibility means the same device can drive a mix of logic families on a single board — useful when a design has both a high-speed SERDES (LVPECL) and a lower-speed FPGA fabric (LVDS or CMOS).

Supply and temperature envelope for base-station duty

The operating temperature spans -40°C to 85°C, covering outdoor telecom cabinets and industrial enclosures without a heater. The single-circuit design means one PLL core is available; for multi-frequency domains, a separate AD9516 sibling or an external clock mux would be needed.

Active production, 64-LFCSP package

The device is supplied in a tray and mounted as a surface-mount 64-VFQFN exposed-pad package, specifically the 64-LFCSP-VQ (9x9 mm).

Frequently asked questions

What is the maximum frequency of AD9516-4BCPZ?

The maximum output frequency is 2.95 GHz. This is the upper limit for the PLL VCO and dividers; actual usable frequency depends on the divider settings and output format (CMOS tops out lower than LVPECL).

Does AD9516-4BCPZ support LVDS outputs?

Yes, the device outputs CMOS, LVDS, and LVPECL. Each output bank can be configured independently, allowing a single chip to drive mixed-logic loads.