Skip to main content
NXP USA Inc. MKL04Z16VLC4 — Microcontrollers & Processors (MCU / MPU / DSP)

NXP MKL04Z16VLC4, ARM Cortex-M0+ MCU, 48MHz, 16KB Flash

MPNMKL04Z16VLC4
Active

NXP Kinetis KL04Z, ARM Cortex-M0+ at 48MHz, 16KB Flash, 2KB RAM, 28 I/O, 14-channel 12-bit ADC, I2C/SPI/USART, 1.71V–3.6V, -40°C to 105°C, 32-LQFP.

$3.0659Ref. price · indicative, final on quote
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

MKL04Z16VLC4 Technical Specifications
ParameterValue
SeriesKinetis KL0
Mounting typeSurface Mount
Oscillator typeInternal
Program memory typeFLASH
Voltage - supply (Vcc (Vdd))1.71V ~ 3.6V
Operating temperature-40°C~105°C(TA)
Speed48MHz
PackageTray
RAM size2K x 8
Core size32-Bit Single-Core
PeripheralsBrown-out Detect/Reset, DMA, LVD, POR, PWM, WDT
ConnectivityI²C, SPI, UART/USART
Number of i (O)28
Core processorARM® Cortex®-M0+
Case32-LQFP
Data convertersA/D 14x12b
Program memory size16KB (16K x 8)

Frequently asked questions

Who supplies MKL04Z16VLC4 and how is it quoted?

The MKL04Z16VLC4 is sourced to order through independent distribution. Quote the part against an RFQ to confirm current pricing and lead time — availability is not held as a live stock figure on the order code.

What is MKL04Z16VLC4's speed?

The MKL04Z16VLC4 runs at 48MHz on an ARM Cortex-M0+ core, the rated clock speed for the Kinetis KL0 entry tier in this order code.

What is the closest pin-compatible alternative to MKL04Z16VLC4?

No official second-source or pin-compatible alternate is listed for this exact order code. The broader Kinetis KL04 family shares the 32-LQFP pinout across density variants, but confirm boot configuration and Flash size before assuming drop-in swap.