Skip to main content
Log in
NXP USA Inc. LPC55S28JBD100K — Microcontrollers & Processors (MCU / MPU / DSP)

NXP LPC55S28JBD100K ARM Cortex-M33 MCU, 150 MHz, 512 KB Flash

MPNLPC55S28JBD100K
Active

NXP LPC55S2x series 32-bit ARM Cortex-M33 MCU, 150 MHz core, 512 KB Flash, 256 KB SRAM, 1.8 V–3.6 V supply, -40°C to 105°C TA, 100-HLQFP exposed pad, 64 I/O, USB/I2C/SPI/UART, 10-channel 16-bit ADC.

$10.6200Ref. price · indicative, final on quote
Packaging100-LQFP Exposed Pad
RoHSROHS3 Compliant
SeriesLPC55S2x
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

LPC55S28JBD100K specifications
ParameterValue
SeriesLPC55S2x
MountingSurface Mount
Oscillator typeInternal
Program memory typeFLASH
Voltage - supply (Vcc (Vdd))1.8V ~ 3.6V
Operating temperature-40°C~105°C(TA)
Speed150MHz
PackageTray
RAM size256K x 8
Core size32-Bit Single-Core
PeripheralsBrown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
ConnectivityFlexcomm, I²C, MMC/SD/SDIO, SPI, UART/USART, USB
Number of i (O)64
Core processorARM® Cortex®-M33
Case100-LQFP Exposed Pad
Data convertersA/D 10x16b
Program memory size512KB (512K x 8)

Product details

The NXP LPC55S28JBD100K is a 32-bit ARM Cortex-M33 MCU running at 150 MHz, with 512 KB of Flash program memory and 256 KB of SRAM. The Cortex-M33 core includes single-cycle multiply-accumulate and hardware divide, plus TrustZone for security partitioning.

ADC and peripheral set — sensor acquisition ready

A 10-channel 16-bit ADC is built in, enough for simultaneous sampling of multiple analog sensors (thermocouples, current shunts, pressure transducers) without an external multiplexer. The DMA engine can feed ADC results directly to SRAM, keeping the CPU free for protocol handling.

Frequently asked questions

What is the closest pin-compatible alternative to LPC55S28JBD100K?

The LPC55S2x series includes pin-compatible density variants with different Flash and SRAM sizes. The base product number LPC55S28 covers this 512 KB Flash / 256 KB SRAM configuration; stepping to a lower-density sibling in the same package footprint is possible for cost reduction, but verify the exact memory and peripheral set against your firmware requirements.

What compliance documentation does NXP provide for LPC55S28JBD100K?

The part is ROHS3 compliant. NXP provides a declaration of compliance covering RoHS and REACH; UL and IEC certification are not listed for this component.

What is LPC55S28JBD100K's listed speed?

The core runs at 150 MHz.